ECE380 Digital Logic

Similar documents
CMPE223/CMSE222 Digital Logic

Combinational Logic Circuits

Specifying logic functions

Chapter 2 Combinational Logic Circuits

A B AB CD Objectives:

Experiment 3: Logic Simplification

Chapter 2 Combinational

Standard Forms of Expression. Minterms and Maxterms

Digital Logic Lecture 7 Gate Level Minimization

Combinational Logic Circuits Part III -Theoretical Foundations

ELCT201: DIGITAL LOGIC DESIGN

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Chapter 3. Gate-Level Minimization. Outlines

DKT 122/3 DIGITAL SYSTEM 1

ELCT201: DIGITAL LOGIC DESIGN

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Chapter 2. Boolean Expressions:

Simplification of Boolean Functions

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

University of Technology

Module -7. Karnaugh Maps

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

CS8803: Advanced Digital Design for Embedded Hardware

Gate Level Minimization Map Method

Code No: R Set No. 1

Chapter 3 Simplification of Boolean functions

CprE 281: Digital Logic

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Unit-IV Boolean Algebra

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

X Y Z F=X+Y+Z

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

2.1 Binary Logic and Gates

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Code No: R Set No. 1

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Code No: R Set No. 1

Chapter 2 Combinational Logic Circuits

Slides for Lecture 15

Gate-Level Minimization

Combinational Logic Circuits

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

SEE1223: Digital Electronics

IT 201 Digital System Design Module II Notes

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Lecture 5. Chapter 2: Sections 4-7

Computer Organization

Switching Circuits & Logic Design

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Gate Level Minimization

QUESTION BANK FOR TEST

Review: Standard forms of expressions

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Gate-Level Minimization

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

2.6 BOOLEAN FUNCTIONS

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

UNIT II. Circuit minimization

Code No: 07A3EC03 Set No. 1

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Combinational Logic & Circuits

Chapter 2: Combinational Systems

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Combinational Circuits Digital Logic (Materials taken primarily from:

GATE Exercises on Boolean Logic

Gate-Level Minimization

Simplification of Boolean Functions

Quine-McCluskey Algorithm

Digital Logic Design. Outline

Experiment 4 Boolean Functions Implementation

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Optimized Implementation of Logic Functions

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

ENGIN 112 Intro to Electrical and Computer Engineering

Lecture 4: Implementation AND, OR, NOT Gates and Complement

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Gate-Level Minimization

Chapter 2 Boolean algebra and Logic Gates

1. Mark the correct statement(s)

(Refer Slide Time 6:48)

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Chapter 6. Logic Design Optimization Chapter 6

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Question Total Possible Test Score Total 100


EEE130 Digital Electronics I Lecture #4_1

Digital logic fundamentals. Question Bank. Unit I

Transcription:

ECE38 Digital Logic Optimized Implementation of Logic Functions: Strategy for Minimization, Minimum Product-of-Sums Forms, Incompletely Specified Functions Dr. D. J. Jackson Lecture 8- Terminology For a given term, each appearance of a varile (in true or complemented form) is called a literal xyz => three literals c d => four literals Any or group of s that can be combined on a K- map represents an implicant of a function An implicant is a prime implicant if it cannot be combined with another implicant to remove a varile A collection of implicants that account of all valuations for which a given function is is called a cover of that function Cost is the number of gates plus the total number of inputs to all gates in the circuit Dr. D. J. Jackson Lecture 8-2

Terminology example f(a,b,c,d)= m(,,4,5,7,9,) Example Implicants: all single s, a c, a b c, a bd, d Prime Implicants: a c, a bd, d, b c d f(a,b,c,d) min : a c +a bd+ d Thus, a minimum SOP form contains only (but not necessarily all) prime implicants. Dr. D. J. Jackson Lecture 8-3 Prime implicants distinctions Essential: needed to form a minimum solution Nonessential: not necessarily needed to form a minimum solution All prime implicants: b d, a bc, c a c d, a Essential primes: b d, a bc, c Nonessential primes: a c d, a f(a,b,c,d) min : b d+a bc +c Minimum contains all essential and possibly some nonessential primes Dr. D. J. Jackson Lecture 8-4 2

Prime implicants example Essential primes: a c, ac d Nonessential primes: a bd, bc d One of these must be included to form a minimum solution f(a,b,c,d) min : a c+ac d+ a bd bc d Dr. D. J. Jackson Lecture 8-5 Prime implicants example Identify all prime implicants for the given truth tle. Which are essential and which are nonessential? What is a minimum SOP expression for this function? Dr. D. J. Jackson Lecture 8-6 3

Minimization of POS expressions POS minimization using K-maps proceeds exactly as does SOP form except that groupings of s in the K-map are used to form POS terms. K-map can be constructed directly from M expression for a function Place s in the K-map for every maxterm in the M expression Dr. D. J. Jackson Lecture 8-7 Minimization of POS example f(a,b,c)=(a+b +c )(a +b+c )(a +b +c)(a +b +c ) f(a,b,c)= M(3,5,6,7) c f=(a +b )(b +c )(a +c ) Dr. D. J. Jackson Lecture 8-8 4

Minimization of POS example f(a,b,c,d)= M(,,4,8,-2,4,5) (c+d) (a+b+c) (a +c ) f(a,b,c,d) min = (a+b+c)(a +c )(c+d) Dr. D. J. Jackson Lecture 8-9 K-map groupings example Draw the K-map and give the minimized POS logic expression for the following. f(a,b,c)= M(,2,3,5-7) Show the groupings made in the K-map Dr. D. J. Jackson Lecture 8-5

Incompletely specified functions In digital systems it often happens that some input conditions (i.e. some input valuations) can never happen An input combination that can never happen is referred to as a don t care condition As a circuit is designed, a don t care condition can be ignored (i.e. the output for that condition can be treated as or in the truth tle) A function that has don t care condition(s) is said to be incompletely specified Dr. D. J. Jackson Lecture 8- Example function with don t cares x y z f d d Assume for a three varile function f(x,y,z) that the input combination xy= never occurs, otherwise the function is m(,,4,5) f(x,y,z)= m(,,4,5)+d(2,3) Or f(x,y,z)= M(6,7) D(2,3) Dr. D. J. Jackson Lecture 8-2 6

Example function with don t cares f(x,y,z)= m(,,4,5)+d(2,3) f(x,y,z)= M(6,7) D(2,3) xy z d xy z d d d f(x,y,z)= y f(x,y,z)= y Dr. D. J. Jackson Lecture 8-3 Minimum SOP form. Choose a minterm (a in the K-map) which is not yet covered (don t consider d s). 2. Find all adjacent s and d s (check the n adjacent cells for an n-varile K-map). 3. If a single term (i.e. a single looping) covers the and all adjacent s and d s then the looping forms an essential prime implicant. Loop the essential prime. 4. Repeat steps -3 until all essential prime implicants are located. 5. Find a minimum set of nonessential prime implicants to cover (loop) the remaining s. If more than set is possible, choose the set with the minimum number of literals (the largest grouping). Dr. D. J. Jackson Lecture 8-4 7

Minimum POS form. Choose a maxterm (a in the K-map) which is not yet covered (don t consider d s). 2. Find all adjacent s and d s (check the n adjacent cells for an n-varile K-map). 3. If a single term (i.e. a single looping) covers the and all adjacent s and d s then the looping forms an essential prime implicant. Loop the essential prime. 4. Repeat steps -3 until all essential prime implicants are located. 5. Find a minimum set of nonessential prime implicants to cover (loop) the remaining s. If more than set is possible, choose the set with the minimum number of literals (the largest grouping). Dr. D. J. Jackson Lecture 8-5 8