The cache is 4-way set associative, with 4-byte blocks, and 16 total lines

Similar documents
CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1

4. Specifications and Additional Information

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1

CIS-331 Final Exam Spring 2015 Total of 115 Points. Version 1

Problem 9. VM address translation. (9 points): The following problem concerns the way virtual addresses are translated into physical addresses.

ECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010

C1098 JPEG Module User Manual

Gateway Ascii Command Protocol

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1

CSE Computer Architecture I Fall 2011 Homework 07 Memory Hierarchies Assigned: November 8, 2011, Due: November 22, 2011, Total Points: 100

CS , Spring 2002 Exam 2

July Registration of a Cyrillic Character Set. Status of this Memo

APPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC

DBK24. Isolated Digital Output Chassis. Overview

CIS-331 Final Exam Spring 2016 Total of 120 Points. Version 1

Triple DES and AES 192/256 Implementation Notes

ZN-DN312XE-M Quick User Guide

6.1 Font Types. Font Types

RS 232 PINOUTS. 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out.

6. Specifications & Additional Information

Digital Lighting Systems, Inc.

Digital Lighting Systems, Inc. CD400-DMX DMX512 Four Channel Dimmer and Switch module

Acquirer JCB EMV Test Card Set

Hash Constant C Determinants leading to collisionfree

Technical Specification. Third Party Control Protocol. AV Revolution

UNH-IOL MIPI Alliance Test Program

CIS-331 Final Exam Fall 2015 Total of 120 Points. Version 1

2-Type Series Pressurized Closures

First Data Dual Interface EMV Test Card Set. Version 1.20

First Data EMV Test Card Set. Version 1.30

CS , Fall 2003 Exam 2

First Data EMV Test Card Set. Version 2.00

Fundamentals of Cryptography

CS 537: Introduction to Operating Systems Fall 2016: Midterm Exam #1. All cell phones must be turned off and put away.

CSE Computer Architecture I Fall 2009 Homework 08 Pipelined Processors and Multi-core Programming Assigned: Due: Problem 1: (10 points)

CDR File Information. Comments Direct PCM

TLS 1.2 Protocol Execution Transcript

CS , Fall 2001 Exam 2

Question F5: Caching [10 pts]

First Data DCC Test Card Set. Version 1.30

VM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL

Acquirer JCB Dual Interface EMV Test Card Set

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Virtual Memory Nov 9, 2009"

Problem 3. (12 points):

KNX TinySerial 810. Communication Protocol. WEINZIERL ENGINEERING GmbH

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1

Here is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic:

ID: Cookbook: urldownload.jbs Time: 23:23:00 Date: 11/01/2018 Version:

Secret Key Systems (block encoding) Encrypting a small block of text (say 64 bits) General considerations for cipher design:

PCL ISO 8859/5 Latin/Cyrillic

)- -% *)&%! $%!" (!*.-1 %,-+% --)+(!1 $!& *. &% '!!-%(# 000 $! )''.(%-1 )%! )' +!!%/!+ $+%, 1&)+ ' ()$ +! +%.-! 1 ).%,/%&&! +! ) %)(!!+, '*%(#!

Digital Lighting Systems, Inc.

One subset of FEAL, called FEAL-NX, is N round FEAL using a 128-bit key without key parity.

Digital Lighting Systems, Inc. PD405-DMX. Four Channel Dimmer and Switch Packs. DMX512 compatible. PD405-DMX-24DC DMX512 4 x 5 Amps Dimmer Pack

VM7000A PAPERLESS RECORDER COMMUNICATION FUNCTION OPERATION MANUAL

CS , Fall 2001 Exam 2

CMSC 313 Lecture 03 Multiple-byte data big-endian vs little-endian sign extension Multiplication and division Floating point formats Character Codes

Systems/DBG Debugger Version 2.20

ENGI 8868/9877 Computer and Communications Security III. BLOCK CIPHERS. Symmetric Key Cryptography. insecure channel

Libero. Integrated Design Environment (IDE) Frequently Asked Questions

Enhanced Play Fair Cipher

TEST DVD-VIDEO/ DVD-ROM For Checking DVD Players, DVD Recorders and DVD Drives TDH-940

ETSI TS V ( )

CSCI 454/554 Computer and Network Security. Topic 3.1 Secret Key Cryptography Algorithms

X64. Operator's Guide TECHNICAL. Example of PC signal

AIT 682: Network and Systems Security

CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 02, FALL 2012

Register Map: Ecoflair Indirect Air Economizer

CS 537: Introduction to Operating Systems (Summer 2017) University of Wisconsin-Madison Department of Computer Sciences.

USB-ASC232. ASCII RS-232 Controlled USB Keyboard and Mouse Cable. User Manual

EDR Report Information

Digital Projector X30N/X35N

CS145: INTRODUCTION TO DATA MINING

198:231 Intro to Computer Organization. 198:231 Introduction to Computer Organization Lecture 14

B: Modbus Map and Retrieving Logs

PCL Greek-8 - Code Page 869

KRAMER ELECTRONICS LTD. USER MANUAL MODEL: VA-8xl 8-Channel Balanced Stereo Audio Amplifier. P/N: Rev 1

Chapter 13, Sequence Data Mining

A Few Problems with Physical Addressing. Virtual Memory Process Abstraction, Part 2: Private Address Space

SPAREPARTSCATALOG: CONNECTORS SPARE CONNECTORS KTM ART.-NR.: 3CM EN

10. RS-232C communication

CS 153 Design of Operating Systems

Interac USA Interoperability EMV Test Card Set

Stream Ciphers and Block Ciphers

SPARE CONNECTORS KTM 2014

ID: Cookbook: browseurl.jbs Time: 19:37:50 Date: 11/05/2018 Version:

Revit s Project Base Point

Virtual Memory (2) 1

Part I: Pen & Paper Exercises, Cache

CP-X253. User's Manual (detailed) Technical. Example of PC signal. Projector

Research Article A Student Information Management System Based on Fingerprint Identification and Data Security Transmission

OOstaExcel.ir. J. Abbasi Syooki. HTML Number. Device Control 1 (oft. XON) Device Control 3 (oft. Negative Acknowledgement

ASCII Code - The extended ASCII table

CS161 Midterm Exam Spring 2006

Transcription:

Sample Problem 1 Assume the following memory setup: Virtual addresses are 20 bits wide Physical addresses are 15 bits wide The page size if 1KB (2 10 bytes) The TLB is 2-way set associative, with 8 total entries The cache is 4-way set associative, with 4-byte blocks, and 16 total lines Determine the breakdown of the virtual address into the following fields (i.e., which bit ranges correspond to each): Virtual Page Number (VPN): Virtual Page Offset (VPO): TLB index (TLBI): TLB tag (TLBT): Next, determine the breakdown of the physical address into the following fields: Physical Page Number (PPN): Physical Page Offset (PPO): Cache offset: Cache index: Cache tag: Finally, for each of the following virtual addresses, determine the corresponding physical address and byte of data returned. Also indicate whether a TLB hit occurs. Base your answers on the TLB, cache, and partial page table on the next page: Virtual address 0x67F06 Virtual address 0x037B8 1

TLB Index Tag Valid PPN 0 94 0 00 61 1 09 1 64 0 07 9A 1 16 2 8F 1 02 13 1 1D 3 67 1 10 44 0 06 Page Table VPN PPN Valid VPN PPN Valid 00 18 0 0A 0D 0 01 14 1 0B 0A 0 02 16 1 0C 00 0 03 13 1 0D 0E 1 04 0B 1 0E 08 1 05 1E 1 0F 1F 0 06 07 0 10 03 0 07 12 1 11 1B 1 08 11 0 12 19 1 09 02 1 13 0F 0 Cache Index Tag Valid Byte 0 Byte 1 Byte 2 Byte 3 0 2B1 1 32 72 CF E8 793 0 8E 05 19 4D 7E2 1 5F 8E C2 EC 666 1 30 F2 F9 8F 1 10B 1 EE 7D B4 F1 430 1 4F 31 E7 A3 7BE 0 E3 EF 85 AF 332 1 E5 86 CA F2 2 288 0 A1 63 64 67 3BB 1 CA 6D BA C4 4EF 1 95 BB EB 1C 637 1 F9 AA BC DA 3 754 1 09 DC CD 13 291 0 B0 51 7B 4F 170 0 A7 5C 84 3C 3E2 0 AE E1 A3 D0 2

Sample Problem 2 Assume the following setup of virtual memory and cache: Memory is byte addressable Virtual addresses are 14 bits wide Physical addresses are 10 bits wide The page size is 32 bytes (2 5 bytes) The TLB is direct-mapped, with 8 total entries The cache is 2-way set associative, with 1-byte blocks, and 8 total lines Determine the breakdown of the virtual address into the following fields (i.e., which bit ranges correspond to each): Virtual Page Number (VPN): Virtual Page Offset (VPO): TLB index (TLBI): TLB tag (TLBT): Next, determine the breakdown of the physical address into the following fields: Physical Page Number (PPN): Physical Page Offset (PPO): Cache offset: Cache index: Cache tag: Finally, for each of the following virtual addresses, determine the corresponding physical address and byte of data returned. Also indicate whether a TLB hit occurs. Base your answers on the TLB, cache, and partial page table on the next page: Virtual address 0x1BA3 Virtual address 0x0194 3

TLB Index Tag Valid PPN 0 34 1 0C 1 03 1 1B 2 00 1 0F 3 3A 1 1D 4 1D 0 09 5 1B 1 03 6 2A 1 14 7 13 0 19 Page Table VPN PPN Valid VPN PPN Valid 00 09 1 0A 17 1 01 04 1 0B 01 1 02 0E 1 0C 16 1 03 18 0 0D 00 0 04 0D 0 0E 0C 0 05 15 0 0F 08 1 06 12 0 10 1A 0 07 0B 1 11 1F 0 08 1E 1 12 11 0 09 10 0 13 13 1 Cache Index Tag Valid Byte 0 0 96 0 D0 B5 1 92 1 F2 1 93 35 0 05 2 FF 0 5A F3 1 2E 3 98 1 EF 18 1 CB 4

Sample Problem 3 Assume the following setup of virtual memory and cache: Memory is byte addressable Virtual addresses are 32 bits wide Physical addresses are 30 bits wide The page size is 4KB (2 12 bytes) The TLB is 4-way set associative, with 16 total entries The cache is 2-way set associative, with 8-byte blocks, and 16 total lines Determine the breakdown of the virtual address into the following fields (i.e., which bit ranges correspond to each): Virtual Page Number (VPN): Virtual Page Offset (VPO): TLB index (TLBI): TLB tag (TLBT): Next, determine the breakdown of the physical address into the following fields: Physical Page Number (PPN): Physical Page Offset (PPO): Cache offset: Cache index: Cache tag: Finally, for each of the following virtual addresses, determine the corresponding physical address and byte of data returned. Also indicate whether a TLB hit occurs. Base your answers on the TLB, cache, and partial page table on the next page: Virtual address 0x0868161E Virtual address 0x00001B70 5

TLB Index Tag Valid PPN 0 12F5C 0 05118 1E019 1 23275 13647 0 062F2 01CFD 1 0DF82 1 10321 1 01F8A 2304D 0 1B11C 021A0 1 23818 0D9AA 0 0C6B3 2 36EFA 0 271C4 20D6D 1 19A89 07E08 1 05B61 39A4E 0 23D81 3 1B532 1 28695 1D1EA 0 1A7FB 1B0C0 0 06A32 24AAE 1 154F7 Page Table VPN PPN Valid VPN PPN Valid 00 1EA62 1 0A 28672 1 01 3E44B 1 0B 2F31D 0 02 18EF8 0 0C 36C50 1 03 37466 0 0D 2A8BB 0 04 2EEA3 0 0E 388FF 0 05 25F79 1 0F 2E23F 0 06 38723 1 10 327F0 1 07 15F25 0 11 0E9E9 1 08 11A67 0 12 326F1 1 09 33F92 1 13 23CFD 1 Cache Index Tag Valid Byte 0 Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 0 3BFD59 0 C3 FC D9 5F 9A 81 69 AC 602386 0 69 98 BC 1A F2 5E 7D 00 1 98E617 1 E5 04 ED 3E F6 E5 0F 16 5044DC 0 D4 52 7C D8 7E 89 4E 07 2 138C39 1 2F D9 89 BE 0E D6 36 E2 FB8FA8 0 D0 54 12 97 74 CA 35 C1 3 8E0618 1 25 21 0F 90 1F 34 A0 1F 9DE9A0 0 B9 AB 54 8E D5 24 39 DC 4 8D91EA 0 1F 30 9E 34 C6 4E 9F 55 1FFEE1 1 4B 93 F8 7B 98 B2 9F D7 5 55A54C 0 3D 2C C3 85 A7 AB D6 B8 1561B2 0 46 5D A3 2B 8E 1B 81 76 6 F912ED 1 00 3E FB A5 50 8A 1A 31 80E19E 0 3F BC 32 06 D1 ED 15 9E 7 E77927 1 F1 E2 36 8D B1 0C 68 49 FA452B 1 A7 F1 0F EE EC 85 AC 7D 6