Use the Status Register when the firmware needs to query the state of internal digital signals.

Similar documents
Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

The color of the Clock component waveform symbol will change based on the clock's domain (as shown in the DWR Clock Editor), as follows:

PSoC Creator Component Datasheet

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

Cypress HX2VL Configuration Utility Blaster User Guide

Use the IDAC8 when a fixed or programmable current source is required in an application.

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

8 to 1 Analog Multiplexer Datasheet AMux8 V 1.1. Features and Overview

4 to 1 Analog Multiplexer Data Sheet

HX2VL Development Kit Guide. Doc. # Rev. **

CY7C603xx CYWUSB

Automatic reload of the period to the count register on terminal count

For one or more fully configured, functional example projects that use this user module go to

HX2VL Development Kit Guide. Doc. # Rev. *A

LPF (Optional) CY8C24x93. Without LPF and ISR to 3* With LPF only** to 3* With ISR only to 3*

Preliminary. Gas Sensor Analog Front End Datasheet GasSensorAFE V Features and Overview. This datasheet contains Preliminary information.

Writing to Internal Flash in PSoC 3 and PSoC 5

This section describes the various input and output connections for the Voltage Fault Detector.

THIS SPEC IS OBSOLETE

Programmable Threshold Comparator Data Sheet

GPIF II Designer - Quick Start Guide

Cypress HX2VL Configuration Utility Blaster User Guide

Shadow Registers Datasheet ShadowRegs V 1.1. Features and Overview

Reviving Bit-slice Technology in a Programmable Fashion

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. **

This section describes the various input and output connections for the Voltage Fault Detector.

PSoC 1 I 2 C Bootloader

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

16-Bit Hardware Density Modulated PWM Data Sheet

THIS SPEC IS OBSOLETE

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

Next-Generation Hot-Swap Controllers

Voltage Fault Detector (VFD) Features. General Description. Input/Output Connections. When to Use a VFD. Clock Input 2.30

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. *C

Bootloader project - project with Bootloader and Communication components

PSoC 6 Current Digital to Analog Converter (IDAC7)

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

This section describes the various input and output connections for the SysInt Component.

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

Incremental ADC Data Sheet

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

Programmable Gain Amplifier Datasheet PGA V 3.2. Features and Overview

Use a DieTemp component when you want to measure the die temperature of a device.

DMX512 Receiver Datasheet DMX512Rx V 1.0. Features and Overview

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction

FTG Programming Kit CY3670. Spec. # Rev. *C

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

One 32-bit counter that can be free running or generate periodic interrupts

PSoC 4 Current Digital to Analog Converter (IDAC)

24-Bit Pseudo Random Sequence Generator Data Sheet

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

Clock Programming Kit

THIS SPEC IS OBSOLETE

AN EZ-USB FX3 I 2 C Boot Option. Application Note Abstract. Introduction. FX3 Boot Options

Optional Pause Pulse for constant frame length of 282 clock ticks

Libraries Guide. Arithmetic Libraries User Guide. Document #: Rev. *A

Supports one or two address decoding with independent memory buffers. Memory buffers provide configurable Read/Write and Read Only regions

CY3660-enCoRe V and encore V LV DVK Kit Guide

Programmer User Guide

Counter resolution of 1x, 2x, or 4x the frequency of the A and B inputs, for more accurate determination of position or speed

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

PSoC Designer Release Notes

This Application Note demonstrates an SPI-LIN slave bridge using a PSoC device. Demonstration projects are included.

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

CapSense I 2 C/SPI Timer Flash RAM

FM3 MB9B100A/300A/400A/500A Series Inverter Solution GUI User Guide

PSoC Creator Quick Start Guide

Capable of adjusting detection timings for start bit and data bit

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

PSoC Programmer 3.12 Release Notes

PSoC Creator Component Data Sheet

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq 2.0. Supports PSoC 5LP devices

The following table lists user modules used in this code example and the hardware resources occupied by each user module.

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons.

AN1090. NoBL : The Fast SRAM Architecture. Introduction. NoBL SRAM Description. Abstract. NoBL SRAM Operation

144-Mbit QDR -II SRAM 2-Word Burst Architecture

PSoC Blocks. CY8C20xx6/6A/6AS/6H/6L, CY8C20xx7/7S, CY7C643xx, CY7C604xx, CYONS2xxx, CYONSxNxxxx, CYRF89x35, CY8C20065, CY8C24x93, CY7C69xxx

Inter-IC Sound Bus (I2S) Features. General Description. When to Use an I2S 2.10

Shift Register. Features. General Description 1.20

EZ-USB FX3 Development Kit Guide

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

Standard [CRC-1 (parity bit), CRC-4 (ITU-T G.704), CRC-5-USB, etc.] or custom polynomial

CY8C29/27/24/23/21xxx, CY8CLED02/04/08/16, CY8CLED0xD, CY8CLED0xG, CY8C28x45, CY8CPLC20, CY8CLED16P01, CY8C28xxx. Main UM

12-Mbit (512 K 24) Static RAM

Power Monitor. Features. General Description. Power Converter Voltage Measurements: Power Converter Current Measurements:

Inverting Programmable Gain Amplifier (PGA_Inv)

Use the Character LCD component to display text data to the user of the product or to a developer during design and debug.

Transcription:

1.60 Features Up to 8-bit General Description The allows the firmware to read digital signals. When to Use a Use the when the firmware needs to query the state of internal digital signals. Input/Output Connections This section describes the input connections for the status register. An asterisk (*) in the list of I/Os indicates that the I/O may be hidden on the symbol under the conditions listed in the description of that I/O. clock Input Status register clock. The clock input signal is ignored for bits configured as Transparent. status_0 - status_7 Input * Status register input. The firmware queries the input signals by reading the status register. The number of inputs depends on the Inputs parameter. These inputs may be left floating with no external connection. If nothing is connected to these lines, the component will assign a constant logic 0. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-73539 Rev. ** Revised October 15, 2011

PSoC Creator Component Datasheet Component Parameters Drag a onto your design and double-click it to open the Configure dialog. Inputs Number of input terminals (1 to 8). The default value is 8. ModeMask (Bit0Mode Bit7Mode) These parameters are used to set specific bits of the to be held high after being registered, until a read is executed. That read clears all registered values. The settings are: Transparent By default, a CPU read of this register transparently reads the state of the associated routing net and is asynchronous to the block clock. This mode can be used for a transient state that is computed and registered internally in the UDB. Sticky (Clear on Read) In this mode, the associated routing net is sampled on each cycle of the status and control clock. If the signal is high in a given sample, it is captured in the status bit and remains high, regardless of the subsequent state of the associated route. When CPU firmware reads the status register, the bit is cleared. The status register clearing Page 2 of 5 Document Number: 001-73539 Rev. **

is independent of mode and will occur even if the block clock is disabled; it is based on the bus clock and occurs as part of the read operation. Figure 1. Behavior of Transparent versus Sticky Modes Set All Sticky This button sets all of the bits to Sticky mode. Set All Transparent This button sets all of the bits to Transparent mode. Resources Digital Blocks API Memory (Bytes) Analog Blocks Datapaths Macro cells Status Registers Control Registers Counter7 Flash RAM Pins (per External I/O) N/A N/A N/A 1 N/A N/A 6 0 N/A The requires one UDB. Document Number: 001-73539 Rev. ** Page 3 of 5

PSoC Creator Component Datasheet Application Programming Interface Application Programming Interface (API) routines allow you to configure the component using software. By default, PSoC Creator assigns the instance name Status_Reg_1 to the first instance of a status register in any given design. You can rename the component to any unique value that follows the syntactic rules for identifiers. The instance name becomes the prefix of every global function name, variable, and constant symbol. For readability, the instance name used in the following function is StatusReg. uint8 StatusReg_Read (void) Description: Parameters: Return Value: Side Effects: Reads the value of a status register. None Returns the current value of a status register. None Sample Firmware Source Code PSoC Creator provides many example projects that include schematics and example code in the Find Example Project dialog. For component-specific examples, open the dialog from the Component Catalog or an instance of the component in a schematic. For general examples, open the dialog from the Start Page or File menu. As needed, use the Filter Options in the dialog to narrow the list of projects available to select. Refer to the Find Example Project topic in the PSoC Creator Help for more information. Component Changes This section lists the major changes in the component from the previous version. Version Description of Changes Reason for Changes / Impact 1.60 Updated the Configure dialog Changed the Bit display and addressed minor Configure dialog issues 1.50.b 1.50.a Datasheet edits Datasheet edits 1.50 Updated the Configure dialog. Created a customized interface. Added "Set All" buttons and changed Number of Inputs field to allow keyboard entry. Updated the dialog to comply with corporate standards. Page 4 of 5 Document Number: 001-73539 Rev. **

Cypress Semiconductor Corporation, 2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in lifesupport systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. PSoC is a registered trademark, and PSoC Creator and Programmable System-on-Chip are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in lifesupport systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-73539 Rev. ** Page 5 of 5