Simplification of Boolean Functions

Similar documents
Chapter 2 Combinational Logic Circuits

Gate Level Minimization Map Method

A B AB CD Objectives:

Chapter 3. Gate-Level Minimization. Outlines

Gate-Level Minimization

Experiment 3: Logic Simplification

Gate-Level Minimization

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Gate-Level Minimization

Review: Standard forms of expressions

ELCT201: DIGITAL LOGIC DESIGN

Gate Level Minimization

Chapter 2 Combinational

Gate-Level Minimization

ELCT201: DIGITAL LOGIC DESIGN

Experiment 4 Boolean Functions Implementation

2008 The McGraw-Hill Companies, Inc. All rights reserved.


LOGIC CIRCUITS. Kirti P_Didital Design 1

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Code No: 07A3EC03 Set No. 1

QUESTION BANK FOR TEST

Chapter 2. Boolean Expressions:

Combinational Logic with MSI and LSI

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

1. Mark the correct statement(s)

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Unit-IV Boolean Algebra

Digital Logic Design. Outline

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

DKT 122/3 DIGITAL SYSTEM 1

X Y Z F=X+Y+Z

Module -7. Karnaugh Maps

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Combinational Logic Circuits

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Digital Logic Lecture 7 Gate Level Minimization

Standard Forms of Expression. Minterms and Maxterms

Chapter 3 Simplification of Boolean functions

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Combinational Logic Circuits

Combinational Circuits Digital Logic (Materials taken primarily from:

2.1 Binary Logic and Gates

IT 201 Digital System Design Module II Notes

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Chapter 2: Combinational Systems

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Code No: R Set No. 1

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

UNIT II. Circuit minimization

2.6 BOOLEAN FUNCTIONS

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Gate-Level Minimization. section instructor: Ufuk Çelikcan

Code No: R Set No. 1

Variable, Complement, and Literal are terms used in Boolean Algebra.

Chapter 2 Boolean algebra and Logic Gates

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

A graphical method of simplifying logic

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Chapter 2 Combinational Logic Circuits

Simplification of Boolean Functions

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Digital logic fundamentals. Question Bank. Unit I

Computer Science. Unit-4: Introduction to Boolean Algebra

10EC33: DIGITAL ELECTRONICS QUESTION BANK

R10. II B. Tech I Semester, Supplementary Examinations, May

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Specifying logic functions

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Combinational Logic & Circuits

Chapter 3. Boolean Algebra and Digital Logic

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

SWITCHING THEORY AND LOGIC CIRCUITS

COMBINATIONAL LOGIC CIRCUITS

Combinational Logic Circuits Part III -Theoretical Foundations

MODULE 5 - COMBINATIONAL LOGIC

CprE 281: Digital Logic

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

CS8803: Advanced Digital Design for Embedded Hardware

Boolean Analysis of Logic Circuits

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

CMPE223/CMSE222 Digital Logic

Code No: R Set No. 1

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

Summary. Boolean Addition

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

ECE380 Digital Logic

Chap-2 Boolean Algebra

ENGIN 112 Intro to Electrical and Computer Engineering

Lecture (05) Boolean Algebra and Logic Gates

Transcription:

Simplification of Boolean Functions Contents: Why simplification? The Map Method Two, Three, Four and Five variable Maps. Simplification of two, three, four and five variable Boolean function by Map method. Product of sums and Sum of products simplification. NAND and NOR implementation. Course Instructor Mohammed Abdul kader Assistant Professor, EEE, IIUC

The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression from which the function is implemented. Simplification of Boolean Functions 110101 101010 Although the truth table representation of a function is unique but the algebraic expression appears in many different form. Before implementation of logic circuit, the choice of simplest boolean expression from different representation results the minimum number of gates and less complexity in the digital circuit. There are different ways of simplification of Boolean function. In this section we will discuss the Map Method of simplifying Boolean function. 2

The map method provides a simple straight forward procedure for minimizing Boolean functions. The map method, first proposed by Veitch and slightly modified by Karnaugh, is also known as the Veitch diagram or the Karnaugh map. Karnaugh maps provide an alternative way of simplifying logic circuits. Instead of using Boolean algebra simplification techniques, you can transfer logic values froma Boolean statement or a truth table into a Karnaugh map. The arrangement of 0's and 1's with in the map helps you to visualize the logic relationships between the variables and leads directly to a simplified Boolean statement. The Map Method 110101 101010 3

Two Variable Map 110101 101010 There are four minterms for two variables; hence the map consists of fours quares, one of each minterm. Representation of functions in two variable map. 4 F=xy F=x+y = x y+xy +xy = m1+ m2 + m3

Three Variable Map 110101 101010 There are eight minterms for three variables, i.e. the map consist of eight squares. Minterms are not arranged in binary sequence but in a sequence similar to gray code/reflected code. There are four squares where each variable is equal to 1 and four where each is equal to 0. 5

Three Variable Map 110101 101010 Understanding the usefulness of map for simplification of Boolean function Isolated 1 in map F = m1 + m7 = x y z + xyz Adjacent Pair/ 1 s in two adjacent square F = m5 + m7 = xy z + xyz = xz (y +y) = xz 6

Three Variable Map 110101 101010 Understanding the usefulness of map for simplification of Boolean function Adjacent Quad/ 1 s in four adjacent square F = m1 + m3 + m5 + m7 = x y z + x yz+ xy z + xyz = x z (y +y) +xz (y +y) = x z +xz = z (x +x) = z Adjacent Octet/ 1 s in eight adjacent square F = 1 7

Three Variable Map: Examples 110101 101010 Example 3-2: Simplify the Boolean function F= x yz + xy z + xyz + xyz Solution : yz xz So, after simplification, F = yz+ xz 8

Three Variable Map: Examples 110101 101010 Example 3-3: Simplify the Boolean function F= A C+ A B+ AB C+BC Solution : F = A C+ A B+ AB C+BC =A BC+ A B C +A BC+ A BC + AB C+ABC+A BC A B C So, after simplification, F = C+ A B 9

Three Variable Map: Examples 110101 101010 Example 3-4: Simplify the Boolean function F (x,y,z)= (0, 2, 4, 5, 6) Solution : z xy So, after simplification, F = z + xy 10

Four Variable Map 110101 101010 11

Four Variable Map 110101 101010 The map for Boolean function of four binary variables has 16 minterms and the squares assigned to each. The rows and columns are numbered in a reflected code sequence, with only one digit changing value between two adjacent rows and columns. The minterm corresponding to each square can be obtained from the concatenation of the row number with the column number. The combination of adjacent squares that is useful during the simplification process is easily determined from inspection of the four variable map- One square represents one minterm, giving a term of four literals. Two adjacent squares represent a term of three literal. Four adjacent squares represent a term of two literals. Eight adjacent squares represent a term of one literals. Sixteen adjacent squares represent the function equal to 1. wxyz: 1010 (10 in binary), so this square represent m10 12

Four Variable Map: Examples 110101 101010 Example 3-5: Simplify the Boolean function F (x,y,z)= (0, 1,2, 4, 5, 6, 8, 9, 12, 13, 14) Solution : So, after simplification, F = y + w z +x z 13

Four Variable Map: Examples 110101 101010 Example 3-6: Simplify the Boolean function F = A B C +B CD + A BCD +AB C Solution : So, after simplification, F = B D + B C +A C D 14

Five Variable Map 110101 101010 15

Five Variable Map: Examples 110101 101010 Example 3-7: Simplify the Boolean function F (A, B, C, D, E) = (0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31) Solution : A B E So, after simplification, F = BE+AD E + A B E AD E BE 16

Product of Sums Simplification 110101 101010 All previous examples are in sum-of-products form [F = BE+AD E + A B E ] How to obtain the product-of-sum form * Simplify F in the form of sum of products. [If we mark the empty squares by 0 s and combine them into valid adjacent squares, we obtained a simplified expression of the complement of the function, i.e. of F ] * Apply DeMorgan's theorem F = (F ') * F': sum of products => F : product of sums 17

Example 3-6: Simplify the Boolean function in (a) sum of products and (b) product of sums F (A, B, C, D, E) = (0, 1, 2, 5, 8, 9, 10) Solution : Product of Sums Simplification (Cont.) 110101 101010 (a) Sum of products simplification (b) product of sums simplification 18 F = B D + B C + A C D F = AB + CD + BD So, F = (A +B ) (C +D ) (B + D ) by DeMorgan theorem

Product of Sums Simplification (Cont.) 110101 101010 Gate implementation of the function Example 3-8 Sum of products product of sums (a) F = B D + B C + A C D (b) F = (A +B ) (C +D ) (B + D ) Simplify the Boolean function F(A,B,C,D)=Π(0,1,2,3,4,10,11) 19

Product of Sums Simplification (Cont.) 110101 101010 Example: Simplify the Boolean function F(A,B,C,D)=Π (0,1,2,3,4,10,11) AB CD From Map we get, F = A B + B C + A C D Using DeMorgan theorem- F = (A B + B C + A C D ) = (A + B ) ( B +C ) ( A + C + D ) 20

NAND and NOR Implementation 110101 101010 Why NAND and NOR implementation? Digital circuits are frequently constructed with NAND/NOR rather than with AND/OR gates. NAND and NOR gates are easier to fabricate with electronic components than AND/OR. Cheaper(lower cost) and faster(less delay). Any Boolean function can be constructed using only NAND or only NOR gates. That s why NAND and NOR are known as universal gates. 21

NAND and NOR Implementation 110101 101010 Implementation of basic gates by NAND gate NOT gate by NAND gate x x AND gate by NAND gate x y (xy) ((xy) ) = xy x x OR gate by NAND gate y y (x y ) = x+y 22

NAND and NOR Implementation 110101 101010 Implementation of basic gates by NOR gate NOT gate by NOR gate x x OR gate by NOR gate x y (x+y) ((x+y) ) = x+y x x AND gate by NOR gate y y (x +y ) = xy 23

NAND and NOR Implementation 110101 101010 Two graphic symbols for NAND gate Two graphic symbols for NOR gate 24

NAND Implementation 110101 101010 Implementation F=AB+CD+E by NAND gate only. 25

NAND Implementation 110101 101010 Rules for obtaining the NAND logic diagram from a Boolean function 1. Simplify the function and express it in sum of products. 2. Draw a NAND gate for each product term of the function that has at least two literals. The inputs to each NAND gate are the literals of the term. This constitutes a group of first-level gates. 3. Draw a single NAND gate (using the AND-invert or invert-or graphic symbol) in the second level, with inputs coming from outputs of the 1 st level. 4. A term with a single literal requires an inverter in the first level or may be complemented and applied as an input to the second-level NAND gate. Note: If we simplify the function combining 0 s in a map, we obtain the simplified expression of the complement of the function in sum of product. The complement of the function can then be implemented with two levels of NAND gates using the rules stated above. If the normal output is desired, it would be necessary to insert a one-input NAND gate. 26

NAND Implementation 110101 101010 Example 3-9: Implement the following function with NAND gates F(x,y,z) = (0, 6) 27

NOR Implementation 110101 101010 Implement the function F= (A+B) (C+D) E with NOR gates 28

NOR Implementation 110101 101010 Example 3-9: Implement the following function with NAND gates F(x,y,z) = (0, 6) Sum of Product Product of sums Sum of Product Product of sums 29

30 Don t-care Conditions 110101 101010 You don t always need all 2 n input combinations in an n-variable function. If you can guarantee that certain input combinations never occur. If some outputs aren t used in the rest of the circuit. A four bit decimal code, for example, has six combinations which are not used. Any digital circuit using this code operates under the assumption that these unused combinations will never occur as long as the system is working properly. The unused combinations is known as don t care conditions and can be used on the map to provide further simplification of the boolean expression. It should be realized that a don t care minterm is a combination of variables whose logical value is not specified. It cannot be marked with a 1 or, 0 in the map as it is not specified as 0 or 1. To distinguish the don t care condition from 1 s and 0 s, an X is used. Thus, an X inside a square in the map indicates that we don t care whether the value of 0 or 1 is assigned to F for the particular minterms.

NAND Implementation 110101 101010 Example 3-12: Simplify F(w,x,y,z) = Σ(1,3,7,11,15) which has the don t care conditions d(w,x,y,z) = Σ (0,2,5) 31

NAND Implementation 110101 101010 Exercise. 3-18 : Implement the following function with either NAND or NOR gates. Use only four gates. F = w xz+w yz+x yz +wxy z and d= wyz NAND Implementation yz wx Sum of products: Combine 1 s and some of X s F= x y+xz x x (x y) y F z (x z) 32

NAND Implementation 110101 101010 NOR Implementation wx yz Products of sums: Combine 0 s and some of X s F = x y +xz So, F= (x+y) (x +z) x x (x +z) z F y (x +y ) 33