CS61C : Machine Structures

Similar documents
CS61C : Machine Structures

UCB CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

CS61C : Machine Structures

CS61C - Machine Structures. Week 6 - Performance. Oct 3, 2003 John Wawrzynek.

Last time. Lecture #29 Performance & Parallel Intro

CS61C Performance. Lecture 23. April 21, 1999 Dave Patterson (http.cs.berkeley.edu/~patterson)

CS61C : Machine Structures

Overview of Today s Lecture: Cost & Price, Performance { 1+ Administrative Matters Finish Lecture1 Cost and Price Add/Drop - See me after class

UC Berkeley CS61C : Machine Structures

Lecture 2: Computer Performance. Assist.Prof.Dr. Gürhan Küçük Advanced Computer Architectures CSE 533

ECE C61 Computer Architecture Lecture 2 performance. Prof. Alok N. Choudhary.

Outline. Lecture 40 Hardware Parallel Computing Thanks to John Lazarro for his CS152 slides inst.eecs.berkeley.

Performance evaluation. Performance evaluation. CS/COE0447: Computer Organization. It s an everyday process

UC Berkeley CS61C : Machine Structures

CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

CS61C : Machine Structures

inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 26 IO Basics, Storage & Performance I ! HACKING THE SMART GRID!

Goals for today:! Recall : 5 components of any Computer! ! What do we need to make I/O work?!

CS61C : Machine Structures

CS61C : Machine Structures

CS61C : Machine Structures

CS61C : Machine Structures

MEASURING COMPUTER TIME. A computer faster than another? Necessity of evaluation computer performance

Computer Performance. Reread Chapter Quiz on Friday. Study Session Wed Night FB 009, 5pm-6:30pm

UC Berkeley CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

IEEE Standard 754 for Binary Floating-Point Arithmetic.

Lecture 33 Caches III What to do on a write hit? Block Size Tradeoff (1/3) Benefits of Larger Block Size

CS61C : Machine Structures

Introduction to Pipelined Datapath

Lecture 3: Evaluating Computer Architectures. How to design something:

UCB CS61C : Machine Structures

Review. Motivation for Input/Output. What do we need to make I/O work?

CS152 Computer Architecture and Engineering. Lecture 9 Performance Dave Patterson. John Lazzaro. www-inst.eecs.berkeley.

EECS2021. EECS2021 Computer Organization. EECS2021 Computer Organization. Morgan Kaufmann Publishers September 14, 2016

Performance COE 403. Computer Architecture Prof. Muhamed Mudawar. Computer Engineering Department King Fahd University of Petroleum and Minerals

Computer Architecture s Changing Definition

Processor. Lecture #2 Number Rep & Intro to C classic components of all computers Control Datapath Memory Input Output }

Block Size Tradeoff (1/3) Benefits of Larger Block Size. Lecture #22 Caches II Block Size Tradeoff (3/3) Block Size Tradeoff (2/3)

CS61C - Machine Structures. Week 7 - Disks. October 10, 2003 John Wawrzynek

CS61C : Machine Structures

CS61C : Machine Structures

Performance Measurement (as seen by the customer)

CS61C : Machine Structures

CS61C : Machine Structures

www-inst.eecs.berkeley.edu/~cs61c/

The Role of Performance

CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

www-inst.eecs.berkeley.edu/~cs61c/

Review: Performance Latency vs. Throughput. Time (seconds/program) is performance measure Instructions Clock cycles Seconds.

Clever Signed Adder/Subtractor. Five Components of a Computer. The CPU. Stages of the Datapath (1/5) Stages of the Datapath : Overview

CS61C : Machine Structures

Review. Lecture #25 Input / Output, Networks II, Disks ABCs of Networks: 2 Computers

xx.yyyy Lecture #11 Floating Point II Summary (single precision): Precision and Accuracy Fractional Powers of 2 Representation of Fractions

CS61C : Machine Structures

Performance, Cost and Amdahl s s Law. Arquitectura de Computadoras

ECE 486/586. Computer Architecture. Lecture # 3

Recap of Networking Intro. Lecture #28 Networking & Disks Protocol Family Concept. Protocol for Networks of Networks?

Write only as much as necessary. Be brief!

CS3350B Computer Architecture CPU Performance and Profiling

Lecture - 4. Measurement. Dr. Soner Onder CS 4431 Michigan Technological University 9/29/2009 1

The bottom line: Performance. Measuring and Discussing Computer System Performance. Our definition of Performance. How to measure Execution Time?

CS61C : Machine Structures

UCB CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

Brought to you by CalLUG (UC Berkeley GNU/Linux User Group). Tuesday, September 20, 6-8 PM in 100 GPB.

Lecture #6 Intro MIPS; Load & Store Assembly Variables: Registers (1/4) Review. Unlike HLL like C or Java, assembly cannot use variables

Performance. CS 3410 Computer System Organization & Programming. [K. Bala, A. Bracy, E. Sirer, and H. Weatherspoon]

CS 110 Computer Architecture

Direct-Mapped Cache Terminology. Caching Terminology. TIO Dan s great cache mnemonic. Accessing data in a direct mapped cache

Lecture 7 More Memory Management Slab Allocator. Slab Allocator

COMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 1. Computer Abstractions and Technology

CO Computer Architecture and Programming Languages CAPL. Lecture 15

Microarchitecture Overview. Performance

Microarchitecture Overview. Performance

Review C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o

EE282 Computer Architecture. Lecture 1: What is Computer Architecture?

COMPUTER ORGANIZATION AND DESIGN The Hardware/Software Interface. 5 th. Edition. Chapter 1. Computer Abstractions and Technology

Course web site: teaching/courses/car. Piazza discussion forum:

IEEE Standard 754 for Binary Floating-Point Arithmetic.

MIPS Pipelining. Computer Organization Architectures for Embedded Computing. Wednesday 8 October 14

Review. Lecture 18 Running a Program I aka Compiling, Assembling, Linking, Loading

Review. N-bit adder-subtractor done using N 1- bit adders with XOR gates on input. Lecture #19 Designing a Single-Cycle CPU

Review. Disassembly is simple and starts by decoding opcode field. Lecture #13 Compiling, Assembly, Linking, Loader I

UC Berkeley CS61C : Machine Structures

UCB CS61C : Machine Structures

CS61C : Machine Structures

Lecture #6 Intro MIPS; Load & Store

Evaluating Computers: Bigger, better, faster, more?

Review. Pipeline big-delay CL for faster clock Finite State Machines extremely useful You ll see them again in 150, 152 & 164

CS61C : Machine Structures

ECE369: Fundamentals of Computer Architecture

Transcription:

inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures CS61C L41 Performance I (1) Lecture 41 Performance I 2004-12-06 Lecturer PSOE Dan Garcia www.cs.berkeley.edu/~ddgarcia Sour Roses! Cal s best season in two generations (since 1949) deserved a Rose Bown berth! It s a mockery of a sham of a Holiday Bowl?! travesty of 2 shams. vs #23 TexasTech? calbears.collegesports.com/sports/m-footbl/spec-rel/120504aaa.html

Peer Instruction 1. RAID 1 (mirror) and 5 (rotated parity) help with performance and availability 2. RAID 1 has higher cost than RAID 5 3. Small writes on RAID 5 are slower than on RAID 1 CS61C L41 Performance I (2) ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT

Peer Instruction Answer 1. All RAID (0-5) helps with performance, only RAID 0 doesn t help availability. TRUE 2. Surely! Must buy 2x disks rather than 1.25x (from diagram, in practice even less) TRUE 3. RAID 5 (2R,2W) vs. RAID 1 (2W). Latency worse, throughput ( writes) better. TRUE 1. RAID 1 (mirror) and 5 (rotated parity) help with performance and availability 2. RAID 1 has higher cost than RAID 5 3. Small writes on RAID 5 are slower than on RAID 1 ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT CS61C L41 Performance I (3)

Review Magnetic disks continue rapid advance: 2x/yr capacity, 2x/2-yr bandwidth, slow on seek, rotation improvements, MB/$ 2x/yr! Designs to fit high volume form factor RAID Higher performance with more disk arms per $ Adds option for small # of extra disks (the R ) Started @ Cal by CS Profs Katz & Patterson CS61C L41 Performance I (4)

Cool addition to the last lecture Drives inside the ipod and ipod Mini: Thanks to Andy Dahl for the tip Hitachi 1 inch 4GB MicroDrive Toshiba 1.8-inch 20/40/60GB (MK1504GAL) CS61C L41 Performance I (5)

RAID products: Software, Chips, Systems CS61C L41 Performance I (6) RAID is $32 B industry in 2002, 80% nonpc disks sold in RAIDs

Margin of Safety in CS&E? Patterson reflects Operator removing good disk vs. bad disk Temperature, vibration causing failure before repair In retrospect, suggested RAID 5 for what we anticipated, but should have suggested RAID 6 (double failure OK) for unanticipated/safety margin CS61C L41 Performance I (7)

Administrivia Dan releases last semester s final + answers online soon HKN evaluations on Friday Final survey in lab this week Final exam review Sunday, 2004-12-12 @ 2pm in 10 Evans Final exam Tuesday, 2004-12-14 @ 12:30-3:30pm in 230 Hearst Gym Same rules as Midterm, except you get 2 doublesided handwritten review sheets (1 from your midterm, 1 new one) + green sheet CS61C L41 Performance I (8)

Performance Purchasing Perspective: given a collection of machines (or upgrade options), which has the - best performance? - least cost? - best performance / cost? Computer Designer Perspective: faced with design options, which has the - best performance improvement? - least cost? - best performance / cost? All require basis for comparison and metric for evaluation Solid metrics lead to solid progress! CS61C L41 Performance I (9)

Two Notions of Performance Plane Boeing 747 BAD/Sud Concorde DC to Paris 6.5 hours 3 hours Top Speed 610 mph 1350 mph Passengers Throughput (pmph) 470 286,700 132 178,200 Which has higher performance? Time to deliver 1 passenger? Time to deliver 400 passengers? In a computer, time for 1 job called Response Time or Execution Time In a computer, jobs per day called Throughput or Bandwidth CS61C L41 Performance I (10)

Definitions Performance is in units of things per sec bigger is better If we are primarily concerned with response time performance(x) = 1 execution_time(x) " F(ast) is n times faster than S(low) " means performance(f) n = = performance(s) execution_time(s) execution_time(f) CS61C L41 Performance I (11)

Example of Response Time v. Throughput Time of Concorde vs. Boeing 747? Concord is 6.5 hours / 3 hours = 2.2 times faster Throughput of Boeing vs. Concorde? Boeing 747: 286,700 pmph / 178,200 pmph = 1.6 times faster Boeing is 1.6 times ( 60% ) faster in terms of throughput Concord is 2.2 times ( 120% ) faster in terms of flying time (response time) We will focus primarily on execution time for a single job CS61C L41 Performance I (12)

Confusing Wording on Performance Will (try to) stick to n times faster ; its less confusing than m % faster As faster means both increased performance and decreased execution time, to reduce confusion we will (and you should) use improve performance or improve execution time CS61C L41 Performance I (13)

What is Time? Straightforward definition of time: Total time to complete a task, including disk accesses, memory accesses, I/O activities, operating system overhead,... real time, response time or elapsed time Alternative: just time processor (CPU) is working only on your program (since multiple processes running at same time) CPU execution time or CPU time Often divided into system CPU time (in OS) and user CPU time (in user program) CS61C L41 Performance I (14)

How to Measure Time? User Time seconds CPU Time: Computers constructed using a clock that runs at a constant rate and determines when events take place in the hardware These discrete time intervals called clock cycles (or informally clocks or cycles) Length of clock period: clock cycle time (e.g., 2 nanoseconds or 2 ns) and clock rate (e.g., 500 megahertz, or 500 MHz), which is the inverse of the clock period; use these! CS61C L41 Performance I (15)

Measuring Time using Clock Cycles (1/2) CPU execution time for a program or = Clock Cycles for a program x Clock Cycle Time = Clock Cycles for a program Clock Rate CS61C L41 Performance I (16)

Measuring Time using Clock Cycles (2/2) One way to define clock cycles: Clock Cycles for program = Instructions for a program (called Instruction Count ) x Average Clock cycles Per Instruction (abbreviated CPI ) CPI one way to compare two machines with same instruction set, since Instruction Count would be the same CS61C L41 Performance I (17)

Performance Calculation (1/2) CPU execution time for program = Clock Cycles for program x Clock Cycle Time Substituting for clock cycles: CPU execution time for program = (Instruction Count x CPI) x Clock Cycle Time = Instruction Count x CPI x Clock Cycle Time CS61C L41 Performance I (18)

Performance Calculation (2/2) CPU time = Instructions x Cycles x Seconds Program Instruction Cycle CPU time = Instructions x Cycles x Seconds Program Instruction Cycle CPU time = Instructions x Cycles x Seconds Program Instruction Cycle CPU time = Seconds Program Product of all 3 terms: if missing a term, can t predict time, the real measure of performance CS61C L41 Performance I (19)

How Calculate the 3 Components? Clock Cycle Time: in specification of computer (Clock Rate in advertisements) Instruction Count: Count instructions in loop of small program Use simulator to count instructions Hardware counter in spec. register - (Pentium II,III,4) CPI: Calculate: Execution Time / Clock cycle time Instruction Count Hardware counter in special register (PII,III,4) CS61C L41 Performance I (20)

Calculating CPI Another Way First calculate CPI for each individual instruction (add, sub, and, etc.) Next calculate frequency of each individual instruction Finally multiply these two for each instruction and add them up to get final CPI (the weighted sum) CS61C L41 Performance I (21)

Example (RISC processor) Op Freq i CPI i Prod (% Time) ALU 50% 1.5 (23%) Load 20% 5 1.0 (45%) Store 10% 3.3 (14%) Branch 20% 2.4 (18%) Instruction Mix 2.2 (Where time spent) What if Branch instructions twice as fast? CS61C L41 Performance I (22)

What Programs Measure for Comparison? Ideally run typical programs with typical input before purchase, or before even build machine Called a workload ; For example: Engineer uses compiler, spreadsheet Author uses word processor, drawing program, compression software In some situations its hard to do Don t have access to machine to benchmark before purchase Don t know workload in future Wednesday: benchmarks & PC-Mac showdown! CS61C L41 Performance I (23)

Benchmarks Obviously, apparent speed of processor depends on code used to test it Need industry standards so that different processors can be fairly compared Companies exist that create these benchmarks: typical code used to evaluate systems Need to be changed every 2 or 3 years since designers could (and do!) target for these standard benchmarks CS61C L41 Performance I (24)

Peer Instruction A. Clock rate does not equal performance. B. The Sieve of Eratosthenes, Puzzle and Quicksort were early effective benchmarks. C. A program runs in 100 sec. on a machine, mult accounts for 80 sec. of that. If we want to make the program run 6 times faster, we need to up the speed of mults by AT LEAST 6. CS61C L41 Performance I (25) ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT

Peer Instruction Answers T R U E F A L S E A. Clock rate does not equal performance. B. The Sieve of Eratosthenes, Puzzle and Quicksort were early effective benchmarks. C. A program runs in 100 sec. on a machine, mult F accounts A L for S 80 sec. Eof that. If we want to make the program run 6 times faster, we need to up the speed of mults by AT LEAST 6. A. Correct! You ll see a movie next time which highlights this point. B. Early benchmarks? Yes. Effective? No. Too simple! C. 6 times faster = 16 sec. mults must take -4 sec! I.e., impossible! CS61C L41 Performance I (26) ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT

And in conclusion Latency v. Throughput Performance doesn t depend on any single factor: need to know Instruction Count, Clocks Per Instruction (CPI) and Clock Rate to get valid estimations User Time: time user needs to wait for program to execute: depends heavily on how OS switches between tasks CPU Time: time spent executing a single program: depends solely on design of processor (datapath, pipelining effectiveness, caches, etc.) CPU time = Instructions x Cycles x Seconds CS61C L41 Performance I (27) Program Instruction Cycle