Semi-Random Interleaver Design Criteria

Similar documents
Bit vs. Symbol Interleaving for Parallel Concatenated Trellis Coded Modulation

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Super Codes: A Flexible Multi Rate Coding System

A Method for Determining the Distance Profile of Turbo Codes

TURBO codes, [1], [2], have attracted much interest due

6.962 Graduate Seminar in Communications Turbo-Like Codes: Structure, Design Criteria, and Variations

INTERLEAVERS FOR PUNCTURED TURBO CODES. Institute for Telecommunications Research. University of South Australia. SPRI Building, Warrendi Road

PROPOSED DETERMINISTIC INTERLEAVERS FOR CCSDS TURBO CODE STANDARD

Implementation of a Turbo Encoder and Turbo Decoder on DSP Processor-TMS320C6713

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

Comparison of Decoding Algorithms for Concatenated Turbo Codes

A Review on Analysis on Codes using Different Algorithms

A Modified Medium Access Control Algorithm for Systems with Iterative Decoding

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

On the performance of turbo codes with convolutional interleavers

ARELAY network consists of a pair of source and destination

< Irregular Repeat-Accumulate LDPC Code Proposal Technology Overview

A Genetic Algorithm for Optimizing TCM Encoder

Multi-Cluster Interleaving on Paths and Cycles

Non-Binary Turbo Codes Interleavers

Weight distribution of turbo codes with convolutional interleavers

LDPC Codes a brief Tutorial

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Interleavers for Turbo Codes

LOW-density parity-check (LDPC) codes are widely

Computation of the free distance and low weight distribution of turbo codes with convolutional interleavers

A Novel Multi-Dimensional Mapping of 8-PSK for BICM-ID

LINEAR CODES WITH NON-UNIFORM ERROR CORRECTION CAPABILITY

3 No-Wait Job Shops with Variable Processing Times

AN ANALYSIS ON MARKOV RANDOM FIELDS (MRFs) USING CYCLE GRAPHS

A Connection between Network Coding and. Convolutional Codes

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes

Construction C : an inter-level coded version of Construction C

Parameterized Complexity of Independence and Domination on Geometric Graphs

FUZZY LOGIC BASED CONVOLUTIONAL DECODER FOR USE IN MOBILE TELEPHONE SYSTEMS

VHDL Implementation of different Turbo Encoder using Log-MAP Decoder

BER AND FER PERFORMANCE WITH LARGE BLOCK SIZE OF TURBO CODING IN DIFFERENT INTERLEAVER PARAMETER

LOW-density parity-check (LDPC) codes have attracted

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

Unsupervised Learning : Clustering

EXIT Charts. JASS05 Course 4: The Turbo Principle in Communications Prof. Dr.-Ing. Joachim Hagenauer

Fountain Codes Based on Zigzag Decodable Coding

The design and implementation of TPC encoder and decoder

TECHNICAL RESEARCH REPORT

Summary of Raptor Codes

Linear-Programming Decoding of Nonbinary Linear Codes Mark F. Flanagan, Member, IEEE, Vitaly Skachek, Member, IEEE, Eimear Byrne, and Marcus Greferath

Error Floors of LDPC Codes

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes

Analysis of Circular Buffer Rate Matching for LTE Turbo Code

Reduced-State Soft-Input/Soft-Output Algorithms for Complexity Reduction in Iterative and Non-Iterative Data Detection

Integer Programming ISE 418. Lecture 7. Dr. Ted Ralphs

Adaptive Linear Programming Decoding of Polar Codes

EFFICIENT RECURSIVE IMPLEMENTATION OF A QUADRATIC PERMUTATION POLYNOMIAL INTERLEAVER FOR LONG TERM EVOLUTION SYSTEMS

Homework # 2 Due: October 6. Programming Multiprocessors: Parallelism, Communication, and Synchronization

Parallel and Serial Concatenated Single Parity Check Product Codes

Structured Light II. Thanks to Ronen Gvili, Szymon Rusinkiewicz and Maks Ovsjanikov

On ɛ-unit distance graphs

Notes for Lecture 20

A Route Selection Scheme for Multi-Route Coding in Multihop Cellular Networks

REDUCING GRAPH COLORING TO CLIQUE SEARCH

A New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm

2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006

THERE has been great interest in recent years in coding

Unsupervised Learning

/$ IEEE

APPROXIMATING A PARALLEL TASK SCHEDULE USING LONGEST PATH

I How does the formulation (5) serve the purpose of the composite parameterization

3D Computer Vision. Structured Light II. Prof. Didier Stricker. Kaiserlautern University.

Reading 1 : Introduction

INTERLEAVING codewords is an important method for

Lecture notes on the simplex method September We will present an algorithm to solve linear programs of the form. maximize.

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes

The Lekha 3GPP LTE Turbo Decoder IP Core meets 3GPP LTE specification 3GPP TS V Release 10[1].

Foundations of Computing

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES

Advanced Operations Research Prof. G. Srinivasan Department of Management Studies Indian Institute of Technology, Madras

Move-to-front algorithm

An MSE Based Transfer Chart to Analyze Iterative Decoding Schemes

Convolutional Codes. COS 463: Wireless Networks Lecture 9 Kyle Jamieson. [Parts adapted from H. Balakrishnan]

Check-hybrid GLDPC Codes Without Small Trapping Sets

Research Article Improved Design of Unequal Error Protection LDPC Codes

Statistics 202: Data Mining. c Jonathan Taylor. Week 8 Based in part on slides from textbook, slides of Susan Holmes. December 2, / 1

ISSCC 2003 / SESSION 8 / COMMUNICATIONS SIGNAL PROCESSING / PAPER 8.7

3186 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 51, NO. 9, SEPTEMBER Zero/Positive Capacities of Two-Dimensional Runlength-Constrained Arrays

We show that the composite function h, h(x) = g(f(x)) is a reduction h: A m C.

Artificial Intelligence. Programming Styles

129 (2004) MATHEMATICA BOHEMICA No. 4, , Liberec

Optimal Variable Length Codes (Arbitrary Symbol Cost and Equal Code Word Probability)* BEN VARN

Scribe: Virginia Williams, Sam Kim (2016), Mary Wootters (2017) Date: May 22, 2017

1. Lecture notes on bipartite matching

Trees. 3. (Minimally Connected) G is connected and deleting any of its edges gives rise to a disconnected graph.

2 Review of Set Theory

Fault Tolerant Parallel Filters Based On Bch Codes

Cluster Analysis. Prof. Thomas B. Fomby Department of Economics Southern Methodist University Dallas, TX April 2008 April 2010

Chapter 2: Complexity Analysis

QED Q: Why is it called the triangle inequality? A: Analogue with euclidean distance in the plane: picture Defn: Minimum Distance of a code C:

Training Digital Circuits with Hamming Clustering

Parallel Algorithms CSE /22/2015. Outline of this lecture: 1 Implementation of cilk for. 2. Parallel Matrix Multiplication

Lecture 11: The PRAM Model

Transcription:

Semi-Random Interleaver Design Criteria Abstract christin@ee. ucla. edu, A spread interleaver [l] of length N is a semi-random interleaver based on the random selection without replacement of N integers from 1 to N under a design constraint. This paper extends the spread-interleaver design method to multiple error events, based on the interleaver's role in overall error event distances. The extension helps to explain why the spread interleaver is specifically designed to be semi-random. Simulation results show the performance achieved for a symbolinterleaved parallel concatenated trellis coded modulation (PCTCM) scheme [2]. 1 Introduction Interleaver design for turbo codes is mainly targeted towards lowering the error floor, which is the flattening of the error-rate curve that turbo codes exhibit for moderate and high values of SNR. A good interleaver design may also lead to earlier decoder convergence. In this scope, Perez et al. [3] have shown that the turbo code asymptotic performance approaches the free-distance asymptote. The error floor observed with turbo codes is due to their relatively small free distance and consequently relatively flat free-distance asymptote. Thus to lower the error floor the free-distance of the turbo code must be maximized for a fixed interleaver length. Based on this observation various methods (for example [4, 51 ) have been proposed to maximize the turbo code output distance by designing the interleaver tailored to specific constituent codes, and trying to break turbo code error events of low output weight. Some methods (for example [6, 71) also propose interleaver design through cost function minimization. This paper starts with the spread-interleaver introduced by Divsalar and Pollara and extends the design 'This work was supported by NSF CAREER award #9733089, Conexant Systems Inc., and the Xetron Corporation. wesel@ee.ucla. edu criteria to multiple error events based on the interleaver's role in the overall error event distances. This extension provides an understanding for the reason the spread interleaver is specifically designed to be sernirandom as is explained in detail in following sections. The paper is organized as follows: Section 2 describes the interleaver's role in the overall turbo code error events. Section 3 reviews the spread-interleaver, and extends the design criteria to multiple error-events. Section 4 provides motivation for the extended design criteria. Section 5 presents simulation results and finally Section 6 concludes the paper. 2 Review of Interleaver Role Consider a parallel concatenated turbo code as in Fig. 1. The interleaver takes the input block of the upper encoder and produces the input block for the lower encoder. During decoding, an error event at the output interleaver output. ', probabilities extrinsic infnrmatinn extrinsic information Figure 1: Parallel Concatenated Turbo Code. of the upper decoder will be interleaved and spread to different error events of the lower decoder. The interleaver determines which error events exchange a-priori information during decoding. For simplicity from now on we refer to the interleaver input as input to the upper constituent encoder and to the interleaver output as input to the lower constituent encoder. The role of the interleaver is to interconnect the error 2352 0-7803-5796-5/99/$10.00 0 1999 IEEE Global Telecommunications Conference - Globecom'99

....... 7A\ I:.0. 0 / j i 0 0 \ 0 Communication Theory I k j i 00 00 1x100 Figure 2: Two Sets Of Interrelated Error Events events of the constituent encoders in such a way that the total output weight of a turbo encoder codeword accumulates distance from as many distinct error events as possible from each constituent enc0der.a specific interleaving pattern leads to the partition of the upper and lower encoder inputs into sets of interrelated error events. Fig. 2 illustrates two such sets of interrelated error events. The output weight associated with a turbo code error event is the sum of the output weights of all the constituent error events belonging in the same set. The bigger a set is, the more weight it accumulates. A s- ingle constituent error event in the upper encoder with many input errors will induce many error events inthe lower encoder. Thus the overall turbo code error-event will have large distance even if the upper encoder error event by itself has very small output distance. This observation implies that the constituent events with a small number of inputs lead to the lowest output distance. Indeed a commonly used example is that when a constituent encoder has error events of input weight one, these error events unavoidably map to input-weight-one error events in the second constituent encoder. This lead to very small total output weight, unless the constituent encoders have infinite impulse responses. 3 Design Criteria This section presents design criteria for ' constructing semi-random interleavers. An interleaver of length N is completely described by a mutually exclusive and collectively exhaustive listing of the integers from 1 to N. Define f(i) to be the integer in the ith position in the list. The input symbol in position i before interleaving is in position f (i) after interleaving. Fig. 3(a) depicts a way to have small number of interconnected error events. The component symbols of one error event in the upper encoder become part of the same error event in the second encoder. This case can be avoided by using the spread interleaver intro- (a) Case for SI, 5'2. (c) Another case for Ti, T2, (b) Case for Ti,T2. Figure 3: Some examples of interrelated error events. duced by Divsalar and Pollara. The spread interleaver is described in [l] as a semi-random interleaver based on the random selection without replacement of N integers from 1 to N, where N is the interleaver length under the following constraint. Constraint 1 The ith randomly selected integer f (i) must be rejected if there exists j such that: 0 < i - j 5 SI, If(i) - fwl 5 sz (1) This constraint guarantees that if two symbols i, j are within distance SI in the upper constituent encoder, they cannot be mapped to distance less than S2 in the lower constituent encoder. An extension of this procedure is to consider multiple error events in the upper encoder. As an example Fig. 3(b) depicts two error events of the upper encoder that interchange their component symbols. Weight accumulation stops in two steps. To avoid this situation we define two more parameters TI and T2 and impose on the construction of the spread interleaver an additional constraint. Again randomly select without replacement integers from 1 to N, and if the ith selection f (i) satisfies the Constraint 1 described previously, check if the following condition is also satisfied. Constraint 2 The ith randomly selected integer f(i) must be rejected if there exist j, k, 1 such that: 0 < i - j 5 TI, O< IlC-Zl ST1 for which j, k, 1 < i. If(i) - f@)l 5 T2, If (A - f @)I I T2 (2) Global Telecommunications Conference - Globecom'99 2353

This constraint guarantees that two relatively close component symbols i and j in the upper encoder, do not have f(k) near f(i) and f(1) near f(j) in the lower encoder, with k and 1 near each other in the upper that are avoided. in the upper encoder. Define parameters XI and X2 and impose on the semi-random interleaver the following additional condition to satisfy. Table 1: Squared Euclidean Distance for Error Events. The columns refer to the error event's length, and the ' rows to the input symbol-wise Hamming weight. 1 I I 1.17 1.17 1.76 I 2.34 I 3.84 2.84 2.34 [ 3 Y3 3 1-0.5Y 0.5Y I 0.59 I 1.17 1.17 1.75 I 1:75 Constraint 3 The ith randomly selected integer f(i) must be rejected if there exist j, k, 1, m and n such that: where j,k,l,m,n < i. Fig. 4 illustrates an example of an avoided error event. Extension to more than three error events is conceptually straightforward but leads to increased complexity. nm l k ji 0..Of xo0x"$ O@ O@ f(n) f(1) f(m) fu) f(k)f(i) Figure 4: Case for Parameters XI, X2. 4 Motivation To motivate the introduction of Constraints 2 and 3 consider the following example for a symbol interleaved system with constituent encoders of rate 413 employing 8-PSK [2]. The element (i,j) of Table 1 is the minimum squared Euclidean distance associated with a constituent encoder error event of symbol-wise length j, j = 2...17, and input symbol-wise Hamming distance i, i = 2...4. If we have an interleaver that satisfies Constraint 1 with (SI,&) = (lo,lo), the minimum squared Euclidean distance error event of type Fig. 3(a) that may happen is 5.27 (let the upper error event have length 11 and the lower 2 and both of them input weight 2,+ 1.17 + 4.1 = 5.27). For the case depicted in Fig. 3(b) though, if the constituent error events have length 2 or 3 the associated squared Euclidean distance is 1.17 x 4 = 4.68. For the case depicted in Fig. 3(c) the minimum squared Euclidean distance 0.59 x 6 = 3.54. Thus these error events dominate the performance arid should be dealt with before further increasing SI arid 5'2. Similarly, the minimum squared Euclidean distance associated with the error event depicted in Fig. 4 is 1.17 x 6 = 7.02, so this parameter also determines the performance for S1 and S2 larger than 16. The symbol interleaved codes in particular might benefit from the extended interleaver design because of the larger multiplicity of error events with small nurnber of inputs as opposed to the smaller number of such error events for bit interleaved codes. The design method does not guarantee the exis- tence of an interleaver that satisfies the design criteria. Whether such an interleaver exists at all depends upon the interleaver length N and the specific design parameter values S1,2, T1,2 and X1,2. If only Constraint 1 is imposed, a necessary and sufficient condition for at least one interleaver of length N to exist is: To prove that this is a sufficient condition we show how to construct two different interleavers of length SI Si. The proof for the necessary part is provided in [8]. Consider a block interleaver of dimensions S2 x SI. Write the numbers 1... N by columns. Each column has length S2 so the elements in each row differ by exactly S2: 1 s2+1... s1-1s2+1 2 s2 +2... Is, - 1js2 +2.. S2 is2... SlS2 Reading though the rows starting from the upper left 2354 Global Telecommunications,Confereace - Globecom'99

corner we get,an interleaver that doesn t satisfy Constraint 1: [l s2 + 1...(S1-1)S2 + 1 : 2 s2 + 2...... SlS21. The number S2 + 1 is within distance SI - 1 to number 2 + li - jl = SI - 1 and If(i) - f(j)l = S2-1. There are at least two ways to avoid this: 1. Start from the lower left end, ie form the inter-, leaver: [S2 2s2... SlS2 : s2-1...... :2 s2 + 2... (SI - 1)S2 + 2 : 1 s2 + 1... (Sl - 1)S2 + 11. 2. Start from the upper right corner, ie form the interleaver: [(Sl - 1)S2 + 1... s 2 + 1 1 : (SI - 1)S2 + 2... s2+22:...... S2]. As has been noted in the literature, this kind of block interleaver does not perform well. Observe that Constraint 2 is consistently not met, since for each neighbor integers IC, 1 the integers k+ 1 and 1,+ 1 are also neighbor. Thus the spread interleaver is specifically designed to be semi-random; it is not sufficient to satisfy Constraint 1. 5 Simulation Results interleaver designed without taking these constraints into account. For example the (10-10,6-6,3-3) interleaver of length 4,096, always meets the (SI - S2) = (10-10) constraint. Fig. 5(a) shows the multiplicity of times it fails Constraint 2 as a function of the value of TI = T2 and Fig. 5(b) shows the multiplicity of times it fails Constraint 3 as a function of the value of XI = XZ (zero multiplicity is not plotted). For comparison these figures also examine a uniform random interleaver, and a spread interleaver (designed imposing only Constraint 1) of the same length. VI e m 103 1 2 3 4 5 6 Values for Constraint 2 parameters T, and Ty (a) Constraint 2. This section provides simulation results for 2 bits/sec/hz employing 8-PSK, and 4 bits/sec/hz employing 64-QAM= 2 x 8-PAM. The simulation system is a symbol-interleaved parallel-concatenated trellis-coded modulation (PCTCM) [2]. The interleavers used in the simulations are uniform random or semi-random, as specified in each case. To describe a semi-random interleaver we give the constraint parameters in the following order: (5 1-5 2, T1-2 2, Xl-X2). m U Spread * 10-6-3,. 5.1 Multiplicities For the simulation results we use the best interleavers we have identified up to now, generated semi-randomly under different constraints as described in Section 3. These interleavers exactly meet Constraint 1, but not Constraints 2 and 3. In practice at some point during the interleaver construction there is no unassigned number that satisfies these constraints. If a constraint cannot be met, the constraint parameters are gradually relaxed until the best available choice is identified. Thus, although the produced interleavers do not perfectly meet Constraints 2 and 3, they have a smaller multiplicity of minimum distance error events than an 2 3 Values for Constraint 3 parameters X, and X,. (b) Constraint 3. Figure 5: Multiplicity of error events that fail the indicated constraint for a uniform random interleaver, an interleaver designed only with Constraint 1, and the (10-10,6-6,3-3) interleaver. 5.2 BER Performance For 2 bits/sec/hz PCTCM the constituents encoders implement a 4/3 code with 1 parity and 2 systematic outputs, have 4 memory elements, and employ 8-PSK Global Telecommunications Conference - Globecom 99 2355

modulation (labeling clock-wise: { 7,6,5,4,3,2,1,0}). The simulated code in octal notation, has generator polynomials: {027,01,06,010,014,011,03}. The encoders structure is described in [2]. 10"-1 1w-2 - il 10"-3. I 1-4. ij U 1-5 1 0"-6 1W7 34 35 36 Eb/No (db) Figure 6: 2 bits/sec/hz/ turbo code employing 8-PSK, with interleaver length 3,000 symbols. Constrained capacity=2.8 db. Observe that the semi-random interleaver (16-16,6-6,3-3) achieves BER of with 11 iterations, while the uniform random interleaver needs 20 iterations to achieve slightly worse performance. For 4 bits/sec/hz PCTCM with 8 x 8 PAM=64 QAM, the constituents encoders implement a 4/3 code with 1 parity and 2 systematic outputs and have 4 memory elements. The 8 PAM labeling (left to right) is: {0,1,2,3,6,7,4,5}. The simulated code has generator polynomials in octal notation: {023,01,05,013,015,015,03}, and the interleaver has length 4,096 symbols. 10"-1 1 0"-2 o 10"-3 2 1-4 W U rx 10"-5 10"-6 10"-7 71 72 73 74 75 76 Eb/No (db) Figure 7: 4 bits/sec/hz/ turbo code,with interleaver length 4,096 symbols and 8 PAM. Constrained Capacity 6.6 db. 6 Conclusions The natural extention of the semi-random interleaver design constraint, is to take into account multiple error events. This paper introduced extended constraints and tried to give some understanding why the spreadinterleaver has to be semi-random, why just satisfying its single design constraint is not sufficient. The design method does not guarantee the existence of an interleaver that satisfies the design constraints. We presented simulation results with interleavers that do not perfectly meet the constraints, but have a smaller multiplicity of minimum distance error events than an interleaver designed without taking these constraints into account. References [l] D. Divsalar, S. Benedetto, F. Pollara, and G. Montorsi. Turbo Codes: Principles and Applicatione,. Lecture Notes, Octomber 1997. [2] C. F'ragouli and R. Wesel. Symbol Interleaved Parallel Concatenated Trellis Coded Modulation. IC(: Communications Miniconference, June 1999. [3] L. Perez, J. Seghers, and D. Costello. A Distance Spectrum Interpretation of Turbo Codes. IEEE Transactions on Info. Theory, November 1996. [4] J. Andersen. Interleaver Design For Turbo Coding. International Symposium on Turbo Codes, 1997. 151 M. Oberg and P. Siegel. Lowering The Error Floor For Turbo Codes. International Symposium on Turbo Codes, 1997. [6] F. Daneshgaran and M. Mondin. Design of Interleavers For Turbo Codes Based On A Cost Function. International Symposium on Turbo Codes, 1997. [7] J. Hokfelt and T. Maseng. Methodical Interleaver Design For Turbo Codes. International Symposium on Turbo Codes, 1997. [8] C. Fragouli and R. Wesel. Turbo Encoder Design For Symbol Interleaved Parallel Concatenated Trellis Coded Modulation. IEEE Transactions on Communications, submitted April 1999. 2356 Global Telecommunications Conference - Globecom'99