23rd IEEE Symposium on Computer Arithmetic ARITH 23. Santa Clara, California, July 2016

Similar documents
Avoiding double roundings in scaled Newton-Raphson division

Implementing decimal floating-point arithmetic through binary: some suggestions

Recovering Numerical Reproducibility in Hydrodynamics Simulations

SONIA GONZALEZ-NAVARRO AND JAVIER HORMIGO Dept. Computer Architecture Universidad de Málaga (Spain)

A FLOATING POINT DIVISION UNIT BASED ON TAYLOR-SERIES EXPANSION ALGORITHM AND ITERATIVE LOGARITHMIC MULTIPLIER

Computing Integer Powers in Floating-Point Arithmetic

Newton-Raphson Algorithms for Floating-Point Division Using an FMA

I. Introduction. India; 2 Assistant Professor, Department of Electronics & Communication Engineering, SRIT, Jabalpur (M.P.

Multifunction Residue Architectures for Cryptography 1

Accuracy and Performance Trade-offs of Logarithmic Number Units in Multi-Core Clusters

Floating Point Square Root under HUB Format

Improved Design of High Performance Radix-10 Multiplication Using BCD Codes

Pipelined Implementation of Densely Packed Decimal Encoding

Efficient Radix-10 Multiplication Using BCD Codes

Using Error Detection Codes to detect fault attacks on Symmetric Key Ciphers

Karatsuba with Rectangular Multipliers for FPGAs

FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST

Reproducibility in Stochastic Simulation

High Throughput Radix-D Multiplication Using BCD

An Efficient FPGA Implementation of the Advanced Encryption Standard (AES) Algorithm Using S-Box

A Residue Approach of the Finite Field Arithmetics

Verificarlo: Checking Floating-Point Accuracy Through Monte Carlo Arithmetic

ERROR DETECTION SCHEMES FOR FINITE FIELD MULTIPLIERS

Design of a Floating-Point Fused Add-Subtract Unit Using Verilog

High Speed Multiplication Using BCD Codes For DSP Applications

SIPE: Small Integer Plus Exponent

VeriTracer: Context-enriched tracer for floating-point arithmetic analysis

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs

Chapter 03: Computer Arithmetic. Lesson 09: Arithmetic using floating point numbers

A NOVEL RNS MONTGOMERY MATHEMATICAL PROCESS ALGORITHM FOR CRYPTOGRAPHY. Telangana, Medak, Telangana

Numerical Verification of Large Scale CFD Simulations: One Way to Prepare the Exascale Challenge

A NOVEL DIGITAL ADDER DESIGN BASED ON RESIDUE NUMBER SYSTEM WITH SPECIAL SET OF MODULI {2 N +1, 2 N, 2 N -1}

Make Computer Arithmetic Great Again?

Integer and Floating-Point Constant Multipliers for FPGAs

Cryptography and Network Security

Some issues related to double roundings

Floating Point Adverse Effects on the Numerical Verification and Reproducibility of Digital Simulations

STATE OF THE ART PARALLEL APPROACHES FOR RSA PUBLIC KEY BASED CRYPTOSYSTEM

Multiplier-Based Double Precision Floating Point Divider According to the IEEE-754 Standard

MODULO 2 n + 1 MAC UNIT

CHAPTER 5: Representing Numerical Data

2016 Maxwell Scientific Publication Corp. Submitted: August 21, 2015 Accepted: September 11, 2015 Published: January 05, 2016

RADIX CONVERSION FOR IEEE MIXED RADIX FLOATING-POINT ARITHMETIC

Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications

Breaking ECC2K-130 on Cell processors and GPUs

Computing floating-point logarithms with fixed-point operations

Applications of The Montgomery Exponent

A j-lanes tree hashing mode and j-lanes SHA-256

Design a floating-point fused add-subtract unit using verilog

Numerical Reproducibility: Feasibility Issues

CHAPTER V NUMBER SYSTEMS AND ARITHMETIC

Introduction to Field Programmable Gate Arrays

Reliable computing with GNU MPFR

Fast modular squaring with AVX512IFMA

DIGITAL ARITHMETIC. Miloš D. Ercegovac Computer Science Department University of California Los Angeles and

VHDL implementation of 32-bit floating point unit (FPU)

A Residue Approach to the Finite Field Arithmetics

GPU & Computer Arithmetics

Digital Design. Verilo. and. Fundamentals. fit HDL. Joseph Cavanagh. CRC Press Taylor & Francis Group Boca Raton London New York

NEW MODIFIED LEFT-TO-RIGHT RADIX-R REPRESENTATION FOR INTEGERS. Arash Eghdamian 1*, Azman Samsudin 1

- 0 - CryptoLib: Cryptography in Software John B. Lacy 1 Donald P. Mitchell 2 William M. Schell 3 AT&T Bell Laboratories ABSTRACT

VLSI ARCHITECTURE FOR NANO WIRE BASED ADVANCED ENCRYPTION STANDARD (AES) WITH THE EFFICIENT MULTIPLICATIVE INVERSE UNIT

ECC Elliptic Curve Cryptography. Foundations of Cryptography - ECC pp. 1 / 31

Nonce-Disrespecting Adversaries: Practical Forgery Attacks on GCM in TLS. Hanno Böck, Aaron Zauner, Sean Devlin, Juraj Somorovsky, Philipp Jovanovic

Collision Search for Elliptic Curve Discrete Logarithm over GF(2 m ) with FPGA

Understanding Cryptography by Christof Paar and Jan Pelzl. Chapter 9 Elliptic Curve Cryptography

A High-Speed FPGA Implementation of an RSD- Based ECC Processor

Principles of Computer Architecture. Chapter 3: Arithmetic

Optimized Scientific Computing:

Advanced Encryption Standard and Modes of Operation. Foundations of Cryptography - AES pp. 1 / 50

Scalar Blinding on Elliptic Curves with Special Structure

FPGA Based Acceleration of Decimal Operations

Elementary Functions

M.TECH VLSI IEEE TITLES

CPSC 467b: Cryptography and Computer Security

Secure UHF Tags with Strong Cryptography Development of ISO/IEC Compatible Secure RFID Tags and Presentation of First Results

CORRECTLY ROUNDED FLOATING-POINT DIVISION FOR DSP-ENABLED FPGAS. Bogdan Pasca. Altera European Technology Centre, High Wycombe, UK

VLSI Implementation of Fast Addition Using Quaternary Signed Digit Number System

Bit-Vector Approximations of Floating-Point Arithmetic

A New Family of High Performance Parallel Decimal Multipliers

For Tricia: never dull, never boring, the smartest and bravest person I know

WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS

A Radix-10 SRT Divider Based on Alternative BCD Codings

Arb: a C library for ball arithmetic

ISSN Vol.03,Issue.05, July-2015, Pages:

Data-Parallel Algorithms on GPUs. Mark Harris NVIDIA Developer Technology

Computer Arithmetic Algorithms And Hardware Designs

Hardware division by small integer constants

Using GPUs to compute the multilevel summation of electrostatic forces

An Enhanced Residue Modular Multiplier for Cryptography

A Unified Addition Structure for Moduli Set {2 n -1, 2 n,2 n +1} Based on a Novel RNS Representation

Vendor Agnostic, High Performance, Double Precision Floating Point Division for FPGAs

On-line Algorithms for Complex Number Arithmetic

Instruction Sets: Characteristics and Functions

Reconfigurable arithmetic for HPC

Divide: Paper & Pencil

A new multiplication algorithm for extended precision using floating-point expansions

First improvements toward a reproducible Telemac-2D

Division by Constant for the ST100 DSP Microprocessor

HIGH PERFORMANCE ELLIPTIC CURVE CRYPTO-PROCESSOR FOR FPGA PLATFORMS

Transcription:

23rd IEEE Symposium on Computer Arithmetic ARITH 23 Santa Clara, California, 10-13 July 2016 Editors: Paolo Montuschi, Michael Schulte, Javier Hormigo, Stuart Oberman, and Nathalie Revol CONFERENCE INFORMATION PAPERS BY SESSION PAPERS BY AUTHOR GETTING STARTED TRADEMARKS SEARCH

Conference Information 2016 IEEE 23nd Symposium on Computer Arithmetic Foreword Committees Reviewers Keynote Talks and Special Sessions Title Page (Book version) Copyright Page (Book version) Table of Contents (Book version) Author Index (Book version) Publisher s Information (Book version)

Sessions Session 1: Arithmetic Units Session 2: Security and Cryptography (I) Session 3: Big Numbers Session 4: Accuracy and Reproducibility Session 5: Floating-Point Implementations Session 6: Less-conventional Number Systems (I) Session 7: Security and Cryptography (II) Session 8: Less-conventional Number Systems (II) Session 9: Logarithm Implementations

Papers by Session Session 1: Arithmetic Units Efficient Combinational Circuits for Division by Small Integer Constants H. Fatih Ugurdag, Anil Bayram, Vecdi Emre Levent, and Sezer Gören A Formulation of Fast Carry Chains Suitable for Efficient Implementation with Majority Elements Ghassem Jaberipur, Behrooz Parhami, and Dariush Abedi

Papers by Session Session 2: Security and Cryptography (I) Multi-fault Attack Detection for RNS Cryptographic Architecture Jean-Claude Bajard, Julien Eynard, and Nabil Merkiche A CRC-Based Concurrent Fault Detection Architecture for Galois/Counter Mode (GCM) Amir Ali Kouzeh Geran and Arash Reyhani-Masoleh

Papers by Session Session 3: Big Numbers Accelerating Big Integer Arithmetic Using Intel IFMA Extensions Shay Gueron and Vlad Krasnov A New Multiplication Algorithm for Extended Precision Using Floating-Point Expansions Jean-Michel Muller, Valentina Popescu, and Ping Tak Peter Tang Optimizing Modular Multiplication for NVIDIA s Maxwell GPUs Niall Emmart, Justin Luitjens, Charles Weems, and Cliff Woolley

Papers by Session Session 4: Accuracy and Reproducibility Verificarlo: Checking Floating Point Accuracy through Monte Carlo Arithmetic Christophe Denis, Pablo de Oliveira Castro, and Eric Petit Recovering Numerical Reproducibility in Hydrodynamic Simulations Philippe Langlois, Rafife Nheili, and Christophe Denis Correctly Rounded Arbitrary-Precision Floating-Point Summation Vincent Lefèvre

Papers by Session Session 5: Floating-Point Implementations Digit Recurrence Floating-Point Division under HUB Format Julio Villalba-Moreno Quad Precision Floating Point on the IBM z13 Cedric Lichtenau, Steven Carlough, and Silvia Melitta Mueller

Papers by Session Session 6: Less-conventional Number Systems (I) Accuracy and Performance Trade-Offs of Logarithmic Number Units in Multi-Core Clusters Michael Schaffner, Michael Gautschi, Frank K. Gürkaynak, and Luca Benini An Iterative Logarithmic Multiplier with Improved Precision Syed Ershad Ahmed, Sanket Kadam, and M. B. Srinivas

Papers by Session Session 7: Security and Cryptography (II) Hardware Implementation of AES Using Area-Optimal Polynomials for Composite-Field Representation GF(24)2 of GF(28) Shay Gueron and Sanu Mathew Random Digit Representation of Integers Nicolas Méloni and M. Anwar Hasan Hybrid Position-Residues Number System Karim Bigou and Arnaud Tisserand

Papers by Session Session 8: Less-conventional Number Systems (II) On-line Multiplication and Division in Real and Complex Bases Marta Brzicová, Christiane Frougny, Edita Pelantová, and Milena Svobodová Evaluating Straight-Line Programs over Balls Joris van der Hoeven and Grégoire Lecerf A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes Xiaoping Cui, Weiiang Liu, Dong Wenwen, and Fabrizio Lombardi

Papers by Session Session 9: Logarithm Implementations Computing floating-point logarithms with fixed-point operations Julien Le Maire, Nicolas Brunie, Florent de Dinechin, and Jean-Michel Muller Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs Martin Langhammer and Bogdan Pasca Automated Design of Floating-Point Logarithm Functions on Integer Processors Guillaume Revy

A Abedi, Dariush Ahmed, Syed Ershad B Bajard, Jean-Claude Bayram, Anil Benini, Luca Bigou, Karim Brunie, Nicolas Brzicová, Marta C Carlough, Steven Cui, Xiaoping d de Dinechin, Florent de Oliveira Castro, Pablo D Denis, Christophe E Emmart, Niall Eynard, Julien F Frougny, Christiane G Gautschi, Michael

Geran, Amir Ali Kouzeh Gören, Sezer Gueron, Shay Gürkaynak, Frank K. H Hasan, M. Anwar J Jaberipur, Ghassem K Kadam, Sanket Krasnov, Vlad L Langhammer, Martin Langlois, Philippe Le Maire, Julien Lecerf, Grégoire Lefèvre, Vincent Levent, Vecdi Emre Lichtenau, Cedric Liu, Weiiang Lombardi, Fabrizio Luitjens, Justin M Mathew, Sanu Méloni, Nicolas Merkiche, Nabil Mueller, Silvia Melitta Muller, Jean-Michel

N Nheili, Rafife P Parhami, Behrooz Pasca, Bogdan Pelantová, Edita Petit, Eric Popescu, Valentina R Revy, Guillaume Reyhani-Masoleh, Arash S Schaffner, Michael Srinivas, M. B. Svobodová, Milena T Tang, Ping Tak Peter Tisserand, Arnaud U Ugurdag, H. Fatih v van der Hoeven, Joris V Villalba-Moreno, Julio

W Weems, Charles Wenwen, Dong Woolley, Cliff

Abedi, Dariush A Formulation of Fast Carry Chains Suitable for Efficient Implementation with Majority Elements Ahmed, Syed Ershad An Iterative Logarithmic Multiplier with Improved Precision Bajard, Jean-Claude Multi-fault Attack Detection for RNS Cryptographic Architecture Bayram, Anil Efficient Combinational Circuits for Division by Small Integer Constants Benini, Luca Accuracy and Performance Trade-Offs of Logarithmic Number Units in Multi-Core Clusters

Bigou, Karim Hybrid Position-Residues Number System Brunie, Nicolas Computing floating-point logarithms with fixed-point operations Brzicová, Marta On-line Multiplication and Division in Real and Complex Bases Carlough, Steven Quad Precision Floating Point on the IBM z13 Cui, Xiaoping A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes

de Dinechin, Florent Computing floating-point logarithms with fixed-point operations de Oliveira Castro, Pablo Verificarlo: Checking Floating Point Accuracy through Monte Carlo Arithmetic Denis, Christophe Verificarlo: Checking Floating Point Accuracy through Monte Carlo Arithmetic Recovering Numerical Reproducibility in Hydrodynamic Simulations Emmart, Niall Optimizing Modular Multiplication for NVIDIA s Maxwell GPUs Eynard, Julien Multi-fault Attack Detection for RNS Cryptographic Architecture

Frougny, Christiane On-line Multiplication and Division in Real and Complex Bases Gautschi, Michael Accuracy and Performance Trade-Offs of Logarithmic Number Units in Multi-Core Clusters Geran, Amir Ali Kouzeh A CRC-Based Concurrent Fault Detection Architecture for Galois/Counter Mode (GCM) Gören, Sezer Efficient Combinational Circuits for Division by Small Integer Constants Gueron, Shay Accelerating Big Integer Arithmetic Using Intel IFMA Extensions

Hardware Implementation of AES Using Area-Optimal Polynomials for Composite-Field Representation GF(24)2 of GF(28) Gürkaynak, Frank K. Accuracy and Performance Trade-Offs of Logarithmic Number Units in Multi-Core Clusters Hasan, M. Anwar Random Digit Representation of Integers Jaberipur, Ghassem A Formulation of Fast Carry Chains Suitable for Efficient Implementation with Majority Elements Kadam, Sanket An Iterative Logarithmic Multiplier with Improved Precision

Krasnov, Vlad Accelerating Big Integer Arithmetic Using Intel IFMA Extensions Langhammer, Martin Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs Langlois, Philippe Recovering Numerical Reproducibility in Hydrodynamic Simulations Le Maire, Julien Computing floating-point logarithms with fixed-point operations Lecerf, Grégoire Evaluating Straight-Line Programs over Balls

Lefèvre, Vincent Correctly Rounded Arbitrary-Precision Floating-Point Summation Levent, Vecdi Emre Efficient Combinational Circuits for Division by Small Integer Constants Lichtenau, Cedric Quad Precision Floating Point on the IBM z13 Liu, Weiiang A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes Lombardi, Fabrizio A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes

Luitjens, Justin Optimizing Modular Multiplication for NVIDIA s Maxwell GPUs Mathew, Sanu Hardware Implementation of AES Using Area-Optimal Polynomials for Composite-Field Representation GF(24)2 of GF(28) Méloni, Nicolas Random Digit Representation of Integers Merkiche, Nabil Multi-fault Attack Detection for RNS Cryptographic Architecture Mueller, Silvia Melitta Quad Precision Floating Point on the IBM z13

Muller, Jean-Michel A New Multiplication Algorithm for Extended Precision Using Floating-Point Expansions Computing floating-point logarithms with fixed-point operations Nheili, Rafife Recovering Numerical Reproducibility in Hydrodynamic Simulations Parhami, Behrooz A Formulation of Fast Carry Chains Suitable for Efficient Implementation with Majority Elements Pasca, Bogdan Single Precision Natural Logarithm Architecture for Hard Floating-Point and DSP-Enabled FPGAs

Pelantová, Edita On-line Multiplication and Division in Real and Complex Bases Petit, Eric Verificarlo: Checking Floating Point Accuracy through Monte Carlo Arithmetic Popescu, Valentina A New Multiplication Algorithm for Extended Precision Using Floating-Point Expansions Revy, Guillaume Automated Design of Floating-Point Logarithm Functions on Integer Processors Reyhani-Masoleh, Arash A CRC-Based Concurrent Fault Detection Architecture for Galois/Counter Mode (GCM)

Schaffner, Michael Accuracy and Performance Trade-Offs of Logarithmic Number Units in Multi-Core Clusters Srinivas, M. B. An Iterative Logarithmic Multiplier with Improved Precision Svobodová, Milena On-line Multiplication and Division in Real and Complex Bases Tang, Ping Tak Peter A New Multiplication Algorithm for Extended Precision Using Floating-Point Expansions Tisserand, Arnaud Hybrid Position-Residues Number System

Ugurdag, H. Fatih Efficient Combinational Circuits for Division by Small Integer Constants van der Hoeven, Joris Evaluating Straight-Line Programs over Balls Villalba-Moreno, Julio Digit Recurrence Floating-Point Division under HUB Format Weems, Charles Optimizing Modular Multiplication for NVIDIA s Maxwell GPUs Wenwen, Dong A Parallel Decimal Multiplier Using Hybrid Binary Coded Decimal (BCD) Codes

Woolley, Cliff Optimizing Modular Multiplication for NVIDIA s Maxwell GPUs

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z