I/O Devices. I/O Management Intro. Sample Data Rates. I/O Device Handling. Categories of I/O Devices (by usage)

Similar documents
I/O Management Intro. Chapter 5

I/O Management Intro. Chapter 5

Computer System Overview

Module 11: I/O Systems

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

Computer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.

Last class: Today: Course administration OS definition, some history. Background on Computer Architecture

I/O Systems. Jo, Heeseung

CMSC 313 Lecture 26 DigSim Assignment 3 Cache Memory Virtual Memory + Cache Memory I/O Architecture

Computer Organization ECE514. Chapter 5 Input/Output (9hrs)

CSE 451: Operating Systems Winter I/O System. Gary Kimura

Input/Output. 198:231 Introduction to Computer Organization Lecture 15. Instructor: Nicole Hynes

Input/Output Problems. External Devices. Input/Output Module. I/O Steps. I/O Module Function Computer Architecture

I/O Management and Disk Scheduling. Chapter 11

Computer Architecture CS 355 Busses & I/O System

Generic Model of I/O Module Interface to CPU and Memory Interface to one or more peripherals

Module 6: INPUT - OUTPUT (I/O)

Eastern Mediterranean University School of Computing and Technology INPUT / OUTPUT

QUIZ Ch.6. The EAT for a two-level memory is given by:

Today: I/O Systems. Architecture of I/O Systems

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester

CSCI-GA Operating Systems I/O. Hubertus Franke

Input/Output. Today. Next. Principles of I/O hardware & software I/O software layers Disks. Protection & Security

I/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)

I/O. Fall Tore Larsen. Including slides from Pål Halvorsen, Tore Larsen, Kai Li, and Andrew S. Tanenbaum)

ECE331: Hardware Organization and Design

Chapter 8. A Typical collection of I/O devices. Interrupts. Processor. Cache. Memory I/O bus. I/O controller I/O I/O. Main memory.

Computer Organization

[08] IO SUBSYSTEM 1. 1

Input/Output Systems

Organisasi Sistem Komputer

Input-Output (I/O) Input - Output. I/O Devices. I/O Devices. I/O Devices. I/O Devices. operating system must control all I/O devices.

I/O Design, I/O Subsystem, I/O-Handler Device Driver, Buffering, Disks, RAID January WT 2008/09

Chapter 13: I/O Systems

Input / Output. School of Computer Science G51CSA

Chapter 13: I/O Systems. Operating System Concepts 9 th Edition

LabSim Mapping Matrix

Quiz 12.1: Paging. Goals for Today. Quiz 12.1: Paging. Page 1. CS162 Operating Systems and Systems Programming Lecture 12.

Chapter Seven Morgan Kaufmann Publishers

Chapter 5 Input/Output. I/O Devices

Quiz 12.1: Paging" Quiz 12.1: Paging" Goals for Today" Page 1. CS162 Operating Systems and Systems Programming Lecture 12.

INPUT-OUTPUT ORGANIZATION

I/O Handling. ECE 650 Systems Programming & Engineering Duke University, Spring Based on Operating Systems Concepts, Silberschatz Chapter 13

Today: Computer System Overview (Stallings, chapter ) Next: Operating System Overview (Stallings, chapter ,

I/O Systems. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University

Computer Organization

INPUT/OUTPUT DEVICES Dr. Bill Yi Santa Clara University

CS 134. Operating Systems. April 8, 2013 Lecture 20. Input/Output. Instructor: Neil Rhodes. Monday, April 7, 14

CS 111. Operating Systems Peter Reiher

C02: Interrupts and I/O

IT and Interface Requirements

Storage. Hwansoo Han


CSE 120. Overview. July 27, Day 8 Input/Output. Instructor: Neil Rhodes. Hardware. Hardware. Hardware

EE108B Lecture 17 I/O Buses and Interfacing to CPU. Christos Kozyrakis Stanford University

CIS Operating Systems I/O Systems & Secondary Storage. Professor Qiang Zeng Fall 2017

ECE232: Hardware Organization and Design

Chapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V.

Simplify System Complexity

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)

Design Of Linux USB Device Driver For LPC2148 Based Data Acquisition System Including GSM.

TECHNOLOGY IN ACTION. Chapter 2. Alan Evans * Kendall Martin * Mary Anne Poatsy. Looking at Computers: Understanding the Parts

Input/Output Management

CIS Operating Systems I/O Systems & Secondary Storage. Professor Qiang Zeng Spring 2018

操作系统概念 13. I/O Systems

CDEs with Serverworks Chipset

Simplify System Complexity

Computers and Microprocessors. Lecture 34 PHYS3360/AEP3630

CS330: Operating System and Lab. (Spring 2006) I/O Systems

5.b Principles of I/O Hardware CPU-I/O communication

Operating System Design Issues. I/O Management

Introduction I/O 1. I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec

Contents 8086 Processor 8086/8088 Instructions 80386/80486 Pentium/Pentium Pro 8086 Interfacing and Timing

Module 1. Introduction. Version 2 EE IIT, Kharagpur 1

Bus Example: Pentium II

Device-Functionality Progression

Chapter 12: I/O Systems. I/O Hardware

I/O Systems. Amir H. Payberah. Amirkabir University of Technology (Tehran Polytechnic)

CS 16: Assembly Language Programming for the IBM PC and Compatibles

Computer Systems Laboratory Sungkyunkwan University

Linux Device Drivers: Case Study of a Storage Controller. Manolis Marazakis FORTH-ICS (CARV)

Systems Architecture II

I/O - input/output. system components: CPU, memory, and bus -- now add I/O controllers and peripheral devices. CPU Cache

Discussion Week 8. TA: Kyle Dewey. Tuesday, November 15, 11

UC Santa Barbara. Operating Systems. Christopher Kruegel Department of Computer Science UC Santa Barbara

Bus System. Bus Lines. Bus Systems. Chapter 8. Common connection between the CPU, the memory, and the peripheral devices.

STANDARD I/O INTERFACES

Assembly Language for x86 Processors 7 th Edition. Chapter 2: x86 Processor Architecture

Input / Output. Kevin Webb Swarthmore College April 12, 2018

Digital System Design

Scuola Superiore Sant Anna. I/O subsystem. Giuseppe Lipari

5 Computer Organization

Chapter 13: I/O Systems

Computer Science 146. Computer Architecture

I/O MANAGEMENT CATEGORIES OF I/O DEVICES 1. Slide 1. Slide 3. Controller: Three classes of devices (by usage):

Agenda Computer Hardware Input Devices Output Devices Secondary Storage Computer Software System Software Application Software Working with Windows

Ref: Chap 12. Secondary Storage and I/O Systems. Applied Operating System Concepts 12.1

Automation Motion Server

Overview of the Content Delivery Engines

CHAPTER 2 BASIC OPERATING SYSTEM CONCEPT MANAGEMENT

Transcription:

I/O Devices I/O Management Intro Chapter 5 There exists a large variety of I/O devices: Many of them with different properties They seem to require different interfaces to manipulate and manage them We don t want a new interface for every device Diverse, but similar interfaces leads to code duplication Challenge: Uniform and efficient approach to I/O 1 2 Categories of I/O Devices (by usage) Human interface Used to communicate with the user Printers, Video Display, Keyboard, Mouse Machine interface Used to communicate with electronic equipment Disk and tape drives, Sensors, Controllers, Actuators Communication Used to communicate with remote devices Ethernet, Modems, Wireless I/O Device Handling Data rate May be differences of several orders of magnitude between the data transfer rates Example: Assume 1000 cycles/byte I/O Keyboard needs 10 KHz processor to keep up Gigabit Ethernet needs 100 GHz processor.. 3 4 Sample Data Rates USB 3.0 625 MB/s (5 Gb/s) Thunderbolt 2.5MB/sec (20 Gb/s) PCIe v3.0 x16 16GB/s 5 6 1

I/O Device Handling Considerations Complexity of control Unit of transfer Data may be transferred as a stream of bytes for a terminal or in larger blocks for a disk Data representation Encoding schemes Error conditions Devices respond to errors differently lp0: printer on fire! Expected error rate also differs I/O Device Handling Considerations Layering Need to be both general and specific, e.g. Devices that are the same, but aren t the same Hard-disk, USB disk, RAM disk Interaction of layers Swap partition and data on same disk Two mice Priority Keyboard, disk, network 7 8 Accessing I/O Controllers Architectures a) Separate I/O and memory space I/O controller registers appear as I/O ports Accessed with special I/O instructions b) -mapped I/O Controller registers appear as memory Use normal load/store instructions to access c) Hybrid x86 has both ports and memory mapped I/O Linux Device Drivers; Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman 9 (a) A single-bus architecture (b) A dual-bus memory architecture 10 Intel IXP420 s Devices connected to an Controller via lines on an I/O bus (e.g. PCI) Controller signals interrupt to and is eventually acknowledged. Exact details are architecture specific. 11 12 2

Programmed I/O I/O Interation Also called polling, or busy waiting I/O module (controller) performs the action, not the processor Sets appropriate bits in the I/O status register No interrupts occur Processor checks status until operation is complete Wastes cycles 13 14 -Driven I/O Processor is interrupted when I/O module (controller) ready to exchange data Processor is free to do other work No needless waiting Consumes a lot of processor time because every word read or written passes through the processor Direct Access Transfers data directly between and Device not needed for copying Device 15 16 Direct Access Transfers a block of data directly to or from memory An interrupt is sent when the task is complete The processor is only involved at the beginning and end of the transfer DMA Considerations Reduces number of interrupts Less (expensive) context switches or kernel entry-exits Requires contiguous regions Copying Scatter-gather Synchronous/Asynchronous Shared bus must be arbitrated cache reduces (but not eliminates) need for bus Device 17 18 3

The Process to Perform DMA Transfer Device Evolution - Complexity and Performance 19 20 Processor directly controls a peripheral device Example: controls a flip-flop to implement a serial line Controller or I/O module is added Processor uses programmed I/O without interrupts Processor does not need to handle details of external devices Example: A Universal Asynchronous Receiver Transmitter simply reads and writes bytes to I/O controller I/O controller responsible for managing the signaling Flip Flop UART 21 22 Controller or I/O module with interrupts Processor does not spend time waiting for an I/O operation to be performed Direct Access Blocks of data are moved into memory without involving the processor Processor involved at beginning and end only UART UART 23 24 4

I/O module has a separate processor Example: SCSI controller Controller executes SCSI program code out of main memory SCSI Controller SCSI Cable 25 I/O processor I/O module has its own local memory, internal bus, etc. Its a computer in its own right Example: Myrinet 10 gigabit NIC RAM Myrinet Controller 26 5