ATLAS L1 Calorimeter Trigger / DCS

Similar documents
CMX (Common Merger extension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011

Control slice prototypes for the ALICE TPC detector

The electron/photon and tau/hadron Cluster Processor for the ATLAS First-Level Trigger - a Flexible Test System

Low Voltage Control for the Liquid Argon Hadronic End-Cap Calorimeter of ATLAS

Detector Control LHC

Module Performance Report. ATLAS Calorimeter Level-1 Trigger- Common Merger Module. Version February-2005

Stefan Koestner on behalf of the LHCb Online Group ( IEEE - Nuclear Science Symposium San Diego, Oct.

Project Specification Project Name: Atlas SCT HV Power Supply (ASH) Version: V2.04. Project History

The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA

Oliver Holme Diogo Di Calafiori Günther Dissertori. For the CMS collaboration

First experiences with the ATLAS pixel detector control system at the combined test beam 2004

Upgrading the ATLAS Tile Calorimeter electronics

CMX Hardware Status. Chip Brock, Dan Edmunds, Philippe Yuri Ermoline, Duc Bao Wojciech UBC

ATLAS DCS Overview SCADA Front-End I/O Applications

An ATCA framework for the upgraded ATLAS read out electronics at the LHC

Status and planning of the CMX. Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012

A flexible stand-alone testbench for facilitating system tests of the CMS Preshower

ATLAS Level-1 Calorimeter Trigger Jet / Energy Processor Module. Project Specification (PDR) Carsten Nöding Uli Schäfer Jürgen Thomas

RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters

2008 JINST 3 S Control System. Chapter Detector Control System (DCS) Introduction Design strategy and system architecture

FT Cal and FT Hodo DAQ and Trigger

Prototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page

ATLAS Level-1 Calorimeter Trigger

Token Bit Manager for the CMS Pixel Readout

ATLAS Level-1 Calorimeter Trigger

Read-out of High Speed S-LINK Data Via a Buffered PCI Card

ELMB PSU Introduction

Control and Monitoring of the Front-End Electronics in ALICE

Prototype Opto Chip Results

Summary of Optical Link R&D

PROGRESS ON ADF BOARD DESIGN

APV-25 based readout electronics for the SBS front GEM Tracker

Detector Control System board for FAIR. J. A. Lucio Martínez Infrastructure and Computer Systems in Data Processing (IRI) Goethe University Frankfurt

System overview Production status. MPD firmware upgrade. Front Tracker boards SID equipment Back Tracker (UVa) FIR blocks Optical interface

The CMS Global Calorimeter Trigger Hardware Design

ATLAS Level-1 Calorimeter Trigger Prototype Processor Backplane. Project Specification (FDR)

Versatile Link PLUS Transceiver Development

Level-1 Regional Calorimeter Trigger System for CMS

RPC Trigger Overview

Read-Out Driver (ROD) and Data Challenges

256 channel readout board for 10x10 GEM detector. User s manual

0.1 Slow Monitoring and Recording System

CMX Hardware Overview

T HE discovery at CERN of a new particle

Prototyping of large structures for the Phase-II upgrade of the pixel detector of the ATLAS experiment

Technical Information Manual

Update on PRad GEMs, Readout Electronics & DAQ

Front-End Electronics Configuration System for CMS. Philippe Gras CERN - University of Karlsruhe

SoLID GEM Detectors in US

WBS Readout Infrastructure

Frontend Control Electronics for the LHCb upgrade Hardware realization and test

Muon Port Card Upgrade Status May 2013

MDT slow control system

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

I/O Choices for the ATLAS. Insertable B Layer (IBL) Abstract. Contact Person: A. Grillo

Testing Discussion Initiator

USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000

Track-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida

VME Data Acquisition System, ADC Read

Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade

Trigger and Data Acquisition: an ATLAS case study

FEATURES. APPLICATIONS Machine Vision Embedded Instrumentation Motion Control Traffic Monitoring Security

GEM chambers for SoLID Nilanga Liyanage. University of Virginia

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

Expected feedback from 3D for SLHC Introduction. LHC 14 TeV pp collider at CERN start summer 2008

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

User instructions for the Low Voltage Crate of the CMS EE HV Distribution System [DEG 548] Version 1.1 : 20 th October 2011

JTAG and I 2 C on ELMB

Readout-Nodes. Master-Node S-LINK. Crate Controller VME ROD. Read out data (PipelineBus) VME. PipelineBus Controller PPM VME. To DAQ (S-Link) PPM

Detector Control System for Endcap Resistive Plate Chambers

Output Operating Switch Schmitt Trigger Combination Voltage & Locating Lug 291 V F 832 A B A Rev. D

Construction of the Phase I upgrade of the CMS pixel detector

MDT-DCS CANopen module

Centre de Physique des Particules de Marseille. The PCIe-based readout system for the LHCb experiment

The ATLAS Level-1 Muon to Central Trigger Processor Interface

S-LINK: A Prototype of the ATLAS Read-out Link

VERY HIGH VOLTAGE CONTROL FOR ALICE TPC

The LHC Compact Muon Solenoid experiment Detector Control System

Let`s get SIRIUS! SIRIUS Overview. SIRIUS from Dewesoft. SIRIUS Overview. The new hardware generation makes your measurement more precise!

BES-III off-detector readout electronics for the GEM detector: an update

Electrical Data Transmission

Tracker Optical Link Upgrade Options and Plans

Radiation-Hard/High-Speed Parallel Optical Links

AC5160 Controller. Fire & Security Products. SiPass integrated

32-Channel Analogue Input Module Differential Input

Atlantis MultiRob Scenario

Upgrade of the ATLAS Level-1 Trigger with event topology information

Development of a digital readout board for the ATLAS Tile Calorimeter upgrade demonstrator

The FTK to Level-2 Interface Card (FLIC)

The GTPC Package: Tracking and Analysis Software for GEM TPCs

HCAL TPG and Readout

Note : Power consumption and sample rate will vary according to different firmware versions.

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System

THE ELECTRONICS for CUORE

Stepper Motor. Vcc 3.3~5V User MCU Direc on Pulse Enable. Vcc DIR STP

GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES

PB1651ADC1 A/D Module User s Guide

Chassis Power Supplies

Adaptive Computing ( via Timing Error Avoidance)

The Read-Out Driver (ROD) for the ATLAS Liquid Argon Calorimeters

Transcription:

ATLAS L1 Calorimeter Trigger / DCS ATLAS L1 Calorimeter Trigger Overview Signals monitored by DCS Implementation, prototypes, and current activities Towards the real thing Birmingham Heidelberg - Mainz RAL-Queen Mary -Stockholm

ATLAS L1 Calorimeter Trigger Pre-Processor: 8 crates, ~128 processors Jet/Energy Processor: 2 crates, 36 processors Cluster Processor: 4 crates, 64 processors All processors are VMEstyle modules, 9U 40cm Off-Detector

Data and control channels into DCS The L1 Calorimeter Trigger comprises a total of ~250 modules. Each of them needs to be monitored by DCS. Due to limited backplane connectivity only 2 pins per module are available for readout of environmental data. Therefore a local CAN node is required on each processor module. ~ 8 supply voltages/processor board, either low resolution ADC or digital OV/UV detection only ~ 8 temperatures/processor board, low resolution ADC (accurate to a couple of deg. Centigrade only) Standard crate monitoring / control (1 CAN node per crate: voltages, temperatures, PWR on/off) Sampling rate of ~1/minute might be sufficient Total amount of data into DCS: < 250 x 16 = 4K words

Requirements The processor boards are densely packed with components. All components have to adhere to the system-wide geographic address scheme Inexpensive CAN node with low-accuracy A/D converter Low consumption of board real estate CAN node ID definition via external GeoAdd lines encoded on the backplane Needs to fit into standard DCS environment No rad-hard components required So as to reduce the number of CAN lines, crate-level CAN/CAN bridges are envisaged. A crate will look like a single CAN node from a SCADA point of view!

Implementation : (1) ELMB CERN standard, full software / firmware support Too large to fit on some of the processor modules CAN node IDs cannot presently be read in from external lines (GeoAdd) at PwrUp Only a tiny fraction of ELMB resources can be used Expensive

Implementation : (2) Fujitsu Single chip CAN node MB90595 Dual CAN version available (useful for CAN/CAN bridge) On-chip ADC Cheap Low real estate consumption Not firmware-compatible to ELMB write our own

Implementation : (3)??? Can we find a single-chip approach which is compatible with the ELMB in terms of firmware and software? Since it adheres to standards it could (?) be supported by CERN Small enough to fit on all of the processor modules CAN node IDs could easily be read in from external lines (GeoAdd) at PwrUp Inexpensive

Comparison ELMB Fujitsu?????????? Firm-/Software support Yes No? Single chip No Yes Yes Real estate High GeoAdd / node ID No Cost High

Current Activities, Status The cluster processor prototype will carry Fujitsu CAN A CAN/CAN bridge is being implemented on a TCM module built at RAL Hardware exists Software being written at Queen Mary (QMUL) by Dave Mills, based on code kindly provided by NIKHEF The jet/energy processor prototype will carry an ELMB A couple of ELMBs available for tests at Univ. Mainz (no further procurement of ELMBs in 2002). The processor modules will go into combined tests in 2002

Towards the final setup in ATLAS Go into L1 calorimeter trigger joint tests (slice tests) in 2002 with 2 or 3 different DCS hardware setups Explore the use of PVSSII Based on slice test experience, decide on hardware to be used on the production modules. Find a common design for all L1 calorimeter trigger processor modules. => require either 0 or ~250 ELMBs on ATLAS