SpiNN 3 System Diagram

Similar documents
Zefeer EVB-L. Hardware Manual

NITGEN FIM40 Series. Datasheet FIM40N. Version Stand-Alone Fingerprint Identification Device with Built-in CPU. Standalone with built-in CPU

NITGEN FIM5360. Datasheet FIM5360. Version Supported Firmware Version: 1.11 or above

Glomation. Evaluation Carrier Board GECB-9GX5 Quick Start Guide

All information, including contact information, is available on our web site Feel free also to explore our alternative products.

NITGEN FIM5360. Datasheet FIM5360. Version Stand-Alone Fingerprint Identification Device with Built-in CPU. Standalone with built-in CPU

In-Circuit Emulator. UNetICE for ARM

NITGEN FIM50 Series. Datasheet FIM50N. Version Stand-Alone Fingerprint Identification Device with Built-in CPU. Standalone with built-in CPU

UNC20 Module. User's Manual. D Breisach, Germany D Breisach, Germany Fax +49 (7667)

CONTENTS BIGAVR2 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6

COM-RZN1D - Hardware Manual

Subject: Jumper, DIP and optional resistor settings for ROACH rev Location of jumpers, switches and resistors on hardware

Figure 1. 8-Bit USB Debug Adapter

ACU6. Technical Reference Manual. Specifications Interfacing Dimensions. Document topics. ANSARI Controller Unit Type 6 technical reference manual

Lima (-I) Data sheet. Lima has N 2x2 radio supporting up to 300 Mbps data-rate and comes in two versions: commercial or industrial temperature

Espardino micro2142/8

User Manual For CP-JR ARM7 USB-LPC2148 / EXP

4I39 RS-422 ANYTHING I/O MANUAL

Revision: May 11, E Main Suite D Pullman, WA (509) Voice and Fax LED. Doc: page 1 of 6

PANDORA HACKER GUIDE

eip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications

Hardware Reference. DIL/NetPC DNP/2110 Board Revision 1.0

PCI Host Controller 14a Hardware Reference Release 1.2 (October 16, 2017)

HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:

5I20 ANYTHING I/O MANUAL

SSI-USB-DUO. Flexible Embedded Platform. Brief English Version

SpiNNaker a Neuromorphic Supercomputer. Steve Temple University of Manchester, UK SOS21-21 Mar 2017

5I21 SERIAL ANYTHING I/O MANUAL

Polmaddie6 User Manual. Issue 1.0

Centipede. Datasheet. Centipede is QCA AR9331 SoC based DIP platform with an integrated 2.4 GHz N (1x1) radio

HAND HELD PROGRAMMER QUICK START GUIDE

IAR Embedded Workbench

XC-3 Hardware Manual. Version 1.3. Publication Date: 2009/09/25 Copyright 2009 XMOS Ltd. All Rights Reserved.

MIPI Input Video Capture /Conversion Board [SVM-MIPI] Hardware Specification

4. Hot Socketing & Power-On Reset

BV511 Hardware Guide ByVac ByVac Revision 1.0

Revision History. Version Date Changes Error in PIN description SPI jack Initial version

PCB-STM32-F3U. Development baseboard for the STMicro Discovery-F3 module (STMicro part# STM32F3DISCOVERY)

Design and Implementation of the Arm JTAG Emulator

HAND HELD PROGRAMMER QUICK START GUIDE

Part Number: PCB-STM32-F4B1 (unpopulated PCB with Discovery module sockets, no other parts) STM32-F4B1 (assembled board, not presently available)

MAXREFDES108#: NON-ISOLATED 12V/1A POE POWERED DEVICE POWER SUPPLY

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1420A 12-PORT IEEE 802.3AT PSE INTEGRATED CONNECTOR MODULE (PSE-ICM)

4. Hot Socketing and Power-On Reset in MAX V Devices

Universität Dortmund. IO and Peripheral Interfaces

DEVBOARD3 DATASHEET. 10Mbits Ethernet & SD card Development Board PIC18F67J60 MICROCHIP

Digilab 2 Reference Manual

YSSC2P A SSCNET II PCI Interface Adapter. User manual

P-ROC. Pinball Remote Operations Controller. Version 2.4 August 8, Copyright 2017, Multimorphic, Inc. 1/28

eip-10 Embedded TCP/IP 10-BaseT Network Module Features Description Applications

EMX Module Specifications

Goal: We want to build an autonomous vehicle (robot)

XC164CS Prototype Board

PICAXE EXPERIMENTER BOARD (AXE090)

User Manual CORE-X. MECHANICAL DIMENSION (mm)

Powering Up and Programming the ProcessorPM isppac-powr605

3.3V regulator. JA H-bridge. Doc: page 1 of 7

Pmod modules are powered by the host via the interface s power and ground pins.

MM2/Mini4 10/100 Ethernet Daughterboard (P/N xxx) User s Manual And Troubleshooting Guide

Digilab 2E Reference Manual

Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual

RN-174 WiFly Super Module

Digilab 2 XL Reference Manual

PLC Stamp micro EVB Datasheet

SMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited

isppac-powr1208 Evaluation Board PAC-POWR1208-EV

S USB-PC Connection (Cable Not Included) S USB Powered (No External Power Supply Required) S Real-Time Data Acquisition Through the USB

REV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement

The Atmel-ICE Debugger

Encoder signal/ Sensor signal. Number of monitored axes. sine/cosine, SSI, TTL (1) up to 2 independent axes. sine/cosine. up to 2 independent axes

EZ-Bv4 Datasheet v0.7

ispclock5620a Evaluation Board: isppac-clk5620a-ev1

Figure 1. JTAGAVRU1 application The JTAGAVRU1 is supported by AVR Studio. Updated versions of AVR Studio is found on

MAXQ USB-to-JTAG EV Kit

Lab #2: Building the System

ARDUINO YÚN MINI Code: A000108

Board Module. for. FPGA Family

Version 4.0. User Guide of Plantyst Box

TEMIC 51T (Temic) EMULATION

Altera EP4CE6 Mini Board. Hardware User's Guide

Revision: 5/7/ E Main Suite D Pullman, WA (509) Voice and Fax. Power jack 5-9VDC. Serial Port. Parallel Port

Doc: page 1 of 8

Programming in the MAXQ environment

Mapping AER Events to SpiNNaker Multicast Packets

DSP240-LPI Inverter Controller Card. Technical Brief

OpenRISC development board

Mega128-Net Mega128-Net Mega128 AVR Boot Loader Mega128-Net

3-slot Backplane For RC2014 User Guide

TAP Expander Blackhawk Emulator Expansion Pod. Document Part Number: REV B

PICAXE CONNECT (AXE210)

Connecting Spansion SPI Serial Flash to Configure Altera FPGAs

Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an

Easy Kit Board Manual

Mega128-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN (317) (317) FAX

ISA Host Controller 15a Hardware Reference Release 1.2 (October 16, 2017)

RapID Platform Network Interface with

PIC-32MX development board Users Manual

Hardware Reference. DIL/NetPC DNP/9265 Board Revision 1.0

Rambutan (-I) Data sheet. Rambutan is a dual-band (2.4 or 5 GHz) module with a fast 720 MHz CPU and 128 MB of RAM and Flash

5I24 ANYTHING I/O MANUAL

Transcription:

SpiNNaker AppNote SpiNN-3 DevBoard Page AppNote - SpiNN-3 Development Board SpiNNaker Group, School of Computer Science, University of Manchester Steve Temple - 4 Nov - Version. Introduction This document is a brief introduction to the SpiNN-3 Development Board hardware. The board houses 4 SpiNNaker chips each of which contains 8 ARM968 processing cores with local memory. The chips also contain a Gbit (8 Mbyte) SDRAM device. Each chip has 6 bidirectional communication links and the four chips are connected together using these links. One chip, labeled, is notionally the master chip and it has a number of external interfaces. System Diagram Connectors System Ctrl J 3, 3, Power (5V) J8 Serial ROM Robot Bus Ethernet J6 J9 PHY chip SpiNNaker chip S Link3 J 3, 3, JTAG J3 LEDs I/O Port J4 S Link J The master chip is equipped with a serial ROM chip which contains some networking parameters (MAC address, etc) and which can be used to bootstrap the system with specialised software. Normally, the chips boot from an internal ROM. The master chip has an Ethernet interface provided via an external PHY chip which can run at or Mbit/s. There is a standard RJ45 socket to connect to a network. The chips have JTAG connections and a JTAG port is available on a connector. Each chip has two LEDs, one red and one green, which can be driven from an I/O port. The master chip has a further 8 bits of its I/O port brought out to a connector. The board may be reset via a push-button switch and there is further connector to allow the board to be remotely reset. Two of the communication links are available on connectors to allow boards to be connected together or for attaching peripherals. Link 3 on chip, is available as well as link on chip,. One of the anticipated uses for the board is in an autonomous robot. In this application, a

SpiNNaker AppNote SpiNN-3 DevBoard Page section of the PCB is cut off and the board connects to the robot via a specialised connector which provides power and Ethernet connections. Physical Details The board is a.6mm thick, 6-layer FR4 PCB measuring 9 by mm. When used in a robot, mm is removed (losing connectors J8 and J9) and the board is then 9 by 8mm. The board may be supplied with its assembly tooling bars still attached as this gives room to attach rubber feet. The tooling bars may be removed if they are not needed. PCB Diagram,,,, Reset J J S Link S Link 3 J3 J4 Act M Power J5 J SpiNN. SpiNN, SROM SpiNN, SpiNN, J6 J8 Power 5V J7 J9 Ethernet RJ45 Centre +ve Power Supply The board requires a single 5V, A supply which is provided via a standard.mm DC power socket (J8). The centre pin is the positive rail. When idle, the card draws about 4mA but peaks at around A for a few milliseconds when the board powers up and goes through its self-test routines. Please ensure that the correct supply is used as the card has no protection from over-voltage or reversed polarity. Internally, the board has devices running at 3.3V,.8V and.v. The 3.3V supply is derived using a linear regulator on the 5V rail and the.8v supply is derived by a linear regulator on the 3.3V rail. The.V supply, which supplies the core circuitry for the SpiNNaker chips, is derived from the 5V rail by a switching DC-DC converter module. When configured for use in a robot, two supplies of 3.3 and 5V are provided via the robot connector (J6).

SpiNNaker AppNote SpiNN-3 DevBoard Page 3 Ethernet Connection The board uses Ethernet to connect with a host machine which is used to download code and to communicate with executing code. The PHY chip which is used can operate at or Mbit/s and switches automatically when connected to an Ethernet hub or switch. The MAC address for the board and the IP address are contained in the serial ROM. These will normally be pre-programmed but it is possible to change them using the host interface software. Static IP addresses are normally used but there is an experimental DHCP implementation available. LEDs Each SpiNNaker chip has two LEDs connected to its I/O port. A green LED is connected to bit and a red LED to bit 5. The port outputs need to be driven low to turn the LEDs on. Note that the red LED I/O bit on the master chip is shared with the serial ROM so it will turn on while the serial ROM is being accessed. A yellow LED in the top right corner of the board is driven from the 5V supply rail and indicates that the board is powered. There are also two green LEDs beside the power LED which are attached to the PHY chip. The RJ45 connector also contains LEDs connected in parallel with these. One is turned on when a Mbit/s link is present. The other is turned on when an active link is detected and flashes when packets are received. Connectors and Interfaces There are connectors and links on the board. Where pin is not obvious from the PCB silk screen or the connector itself, refer to the PCB diagram where pin is marked by a solid black circle. There are five connectors which provide direct access to the SpiNNaker chips. These are J and J which provide access to two communication links, J3 which is the JTAG port, J4 which is an I/O port and J which is a reset port which allows an external device to reset the board. All of these connectors operate using LVCMOS levels at.8v though the inputs are 3.3V tolerant. Conn. Function J Chip, - link J Chip, - link 3 J3 JTAG port J4 I/O port J5 Select alternative Boot ROM J6 Robot interface J7 (Testing use only) J8 5V power input J9 Ethernet RJ45 J Reset port JTAG Port The JTAG port contains the standard JTAG signals (TMS, TCK, TDI and TDO) as well as a returned clock signal (RTCK) and a JTAG reset input (NTRST). An active-low system reset signal (NSRST) is also available which drives the power-on reset input of all 4 SpiNNaker chips. Finally, the.8v supply rail is also present to act as voltage reference for the JTAG driver.

SpiNNaker AppNote SpiNN-3 DevBoard Page 4 The JTAG ports on the four chips are daisy-chained chained in the order, to, to, to,. Chip, is at the head of the chain. Pin JTAG Port Function.8V NTRST 3 TDI 4 TMS 5 TCK 6 RTCK 7 TDO 8 SNRST 9 GND I/O Port The I/O port brings out 8 GPIO lines from the master SpiNNaker chip. When the system is reset the lines are all configured as inputs and have pull-down resistors active. Each line may be configured as an output and have its pull-down resistor disconnected by software. Two of the lines also act as interrupt lines inside the chip which are routed to all CPUs via interrupt controllers. When configured as outputs, up to 4mA may be sourced or sunk. As inputs, the lines have LVCMOS thresholds and are 3.3V tolerant. The nominal operating voltage of the I/O port is.8v. Pin I/O Port Function.8V GPIO[5] 3 GPIO[4] 4 GPIO[3] 5 GPIO[] 6 GPIO[] 7 GPIO[] 8 GPIO[9] / INT[3] 9 GPIO[8] / INT[] GND Reset Port The Reset port brings out a small number of control lines to allow the board to be remotely reset. The same system-wide reset input as appears on the JTAG connector is provided as are the user reset input (RST) and 3kHz clock input (CLK3). These signals are connected to all 4 SpiNNaker chips. Pin Reset Port Function RST CLK3 3 SNRST 4 GND Power-Up and Troubleshooting Guide On connecting a 5V supply to the board, the yellow power LED should come on immediately. The Spinnaker chips have a power-on reset circuit which should reset the SpiNNaker chips at this

SpiNNaker AppNote SpiNN-3 DevBoard Page 5 point and they will begin executing their bootstrap code from internal ROM. If this is successful, they start flashing their green LEDs at Hz. If the power supply ramps up too slowly, the poweron reset circuit may not function correctly but pressing the reset button should always reset the chips and result in four flashing green LEDs. If the board does not appear to reset correctly, ensure that the power supply can provide the A that the board needs to start up. If a serial ROM is present (as is usually the case), the red LED attached to the master chip will turn on while the ROM is being read after reset. Depending on the contents of the ROM this may just be a brief flash (a few ms) or may be longer (a second or two). When an Ethernet cable is attached to the board the green LED next to the reset switch (the Activity LED) should come on. If a Mbit/s link is being used, the other green LED next to the power LED should also come on. The Activity LED will flash when an Ethernet packet is received by the board. Once connected to the Ethernet, the board should respond to ICMP pings sent to its IP address and the Activity LED should flash as packets arrive. If the board behaves as described above, it is probably functional and ready to connect to a host system. Change log:. - 4nov- ST - initial release - comments to temples@cs.man.ac.uk