Chapter 2 Combinational Logic Circuits

Similar documents
Chapter 2 Combinational

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Chapter 2 Combinational Logic Circuits

Boolean Function Simplification

Chapter 2 Part 5 Combinational Logic Circuits

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

Combinational Logic Circuits

Gate Level Minimization Map Method

Combinational Logic Circuits Part III -Theoretical Foundations

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

DKT 122/3 DIGITAL SYSTEM 1

A B AB CD Objectives:

Simplification of Boolean Functions

Chapter 2. Boolean Expressions:

ELCT201: DIGITAL LOGIC DESIGN

Gate-Level Minimization

Summary. Boolean Addition

ELCT201: DIGITAL LOGIC DESIGN

Chapter 3. Gate-Level Minimization. Outlines

Gate-Level Minimization. section instructor: Ufuk Çelikcan

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Experiment 4 Boolean Functions Implementation

Gate-Level Minimization

UNIT II. Circuit minimization

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Specifying logic functions

Introduction to Microprocessors and Digital Logic (ME262) Boolean Algebra and Logic Equations. Spring 2011

Gate-Level Minimization

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

2.6 BOOLEAN FUNCTIONS

IT 201 Digital System Design Module II Notes

4 KARNAUGH MAP MINIMIZATION

Combinational Logic Circuits

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Chapter 6 Selected Design Topics

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Announcements. Chapter 2 - Part 1 1

CMPE223/CMSE222 Digital Logic

Digital Logic Lecture 7 Gate Level Minimization

Chapter 3 Simplification of Boolean functions

Chapter 6. Logic Design Optimization Chapter 6

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

ECE380 Digital Logic

Simplification of Boolean Functions

Gate Level Minimization

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

SEE1223: Digital Electronics

Module -7. Karnaugh Maps

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary


Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

2008 The McGraw-Hill Companies, Inc. All rights reserved.

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

CprE 281: Digital Logic

Switching Circuits & Logic Design

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Unit-IV Boolean Algebra

Experiment 3: Logic Simplification

1. Mark the correct statement(s)

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Digital Logic Design (CEN-120) (3+1)

X Y Z F=X+Y+Z

A graphical method of simplifying logic

Combinational Circuits

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS

CS8803: Advanced Digital Design for Embedded Hardware

Ch. 5 : Boolean Algebra &

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Code No: R Set No. 1

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Chapter 2 Boolean algebra and Logic Gates

Combinational Circuits Digital Logic (Materials taken primarily from:

University of Technology

Contents. Chapter 3 Combinational Circuits Page 1 of 34

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

EEE130 Digital Electronics I Lecture #4_1

2.1 Binary Logic and Gates

MODULE 5 - COMBINATIONAL LOGIC

ENGIN 112. Intro to Electrical and Computer Engineering

Boolean Analysis of Logic Circuits

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Chapter 2: Combinational Systems

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

Optimized Implementation of Logic Functions

Review: Standard forms of expressions

Digital Logic Design. Outline

Computer Science. Unit-4: Introduction to Boolean Algebra

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

(Refer Slide Time 6:48)

QUESTION BANK FOR TEST

TWO-LEVEL COMBINATIONAL LOGIC

Slides for Lecture 15

Transcription:

Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Overview Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization Map Manipulation Practical Optimization (Espresso) Multi-Level Circuit Optimization Part 3 Additional Gates and Circuits Other Gate Types Eclusive-OR Operator and Gates High-Impedance Outputs Chapter 2 - Part 2 2

Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm Optimization requires a cost criterion to measure the simplicity of a circuit Distinct cost criteria we will use: Literal cost (L) Gate input cost (G) Gate input cost with NOTs (GN) Chapter 2 - Part 2 3

Literal Cost Literal a variable or its complement Literal cost the number of literal appearances in a Boolean epression corresponding to the logic circuit diagram Eamples: F = BD + A BC + A CD L = 8 F = BD + A BC + A B D+ AB C L = F = (A + B)(A + D)(B + C + D)( B + C + D) L = Which solution is best? Chapter 2 - Part 2 4

Gate Input Cost Gate input costs - the number of inputs to the gates in the implementation corresponding eactly to the given equation or equations. (G - inverters not counted, GN - inverters counted) For SOP and POS equations, it can be found from the equation(s) by finding the sum of: all literal appearances the number of terms ecluding single literal terms,(g) and optionally, the number of distinct complemented single literals (GN). Eample: F = BD + A BC + A C D G =, GN = 4 F = BD + A BC + A B D + AB C G =, GN = F = (A + B)(A + D)(B + C + D)( B + C+ D) G =, GN = Which solution is best? Chapter 2 - Part 2 5

Cost Criteria (continued) Eample : F = A + B C + B C A GN B C L = 5 = G + 2 = 9 G = L + 2 = 7 F L (literal count) counts the AND inputs and the single literal OR input. G (gate input count) adds the remaining OR gate inputs GN(gate input count with NOTs) adds the inverter inputs Chapter 2 - Part 2 6

Cost Criteria (continued) Eample 2: F = A B C + ABC L = 6 G = 8 GN = F = (A + C)( B + C)( A + B) L = 6 G = 9 GN = 2 Same function and same literal cost But first circuit has better gate input count and better gate input count with NOTs Select it! A B C A B C F F Chapter 2 - Part 2 7

Boolean Function Optimization Minimizing the gate input (or literal) cost of a (a set of) Boolean equation(s) reduces circuit cost. We choose gate input cost. Boolean Algebra and graphical techniques are tools to minimize cost criteria values. Some important questions: When do we stop trying to reduce the cost? Do we know when we have a minimum cost? Treat optimum or near-optimum cost functions for two-level (SOP and POS) circuits first. Introduce a graphical technique using Karnaugh maps (K-maps, for short) Chapter 2 - Part 2 8

Karnaugh Maps (K-map) A K-map is a collection of squares Each square represents a minterm The collection of squares is a graphical representation of a Boolean function Adjacent squares differ in the value of one variable Alternative algebraic epressions for the same function are derived by recognizing patterns of squares The K-map can be viewed as A reorganized version of the truth table A topologically-warped Venn diagram as used to visualize sets in algebra of sets Chapter 2 - Part 2 9

Some Uses of K-Maps Provide a means for: Finding optimum or near optimum SOP and POS standard forms, and two-level AND/OR and OR/AND circuit implementations for functions with small numbers of variables Visualizing concepts related to manipulating Boolean epressions, and Demonstrating concepts used by computeraided design programs to simplify large circuits Chapter 2 - Part 2 0

Two Variable Maps A 2-variable Karnaugh Map: Note that minterm m0 and minterm m are adjacent and differ in the value of the variable y Similarly, minterm m0 and y = 0 y = = 0 m 0 = m = = m 2 = m 3 = minterm m2 differ in the variable. Also, m and m3 differ in the variable as well. Finally, m2 and m3 differ in the value of the variable y y y y y Chapter 2 - Part 2

K-Map and Truth Tables The K-Map is just a different form of the truth table. Eample Two variable function: We choose a,b,c and d from the set {0,} to implement a particular function, F(,y). Function Table K-Map Input Values (,y) Function Value F(,y) 0 0 a 0 b 0 c d y = 0 y = = 0 a b = c d Chapter 2 - Part 2 2

K-Map Function Representation Eample: F(,y) = F = y = 0 y = = 0 0 0 = For function F(,y), the two adjacent cells containing s can be combined using the Minimization Theorem: F (, y) = y + y = Chapter 2 - Part 2 3

K-Map Function Representation Eample: G(,y) = + y G = +y y = 0 y = = 0 0 = For G(,y), two pairs of adjacent cells containing s can be combined using the Minimization Theorem: ( y + y) + ( y + y) = y G (, y) = + Duplicate y Chapter 2 - Part 2 4

Three Variable Maps A three-variable K-map: yz=00 yz=0 yz= yz=0 =0 m 0 m m 3 m 2 = m 4 m 5 m 7 m 6 Where each minterm corresponds to the product terms: yz=00 yz=0 yz= yz=0 =0 = y z Note that if the binary value for an inde differs in one bit position, the minterms are adjacent on the K-Map y z y y z z y y z z y z y z Chapter 2 - Part 2 5

Alternative Map Labeling Map use largely involves: Entering values into the map, and Reading off product terms from the map. Alternate labelings are useful: z y 0 3 2 4 z y 5 7 6 z y z 0 z y 0 3 2 4 00 0 0 5 7 6 Chapter 2 - Part 2 6

Eample Functions By convention, we represent the minterms of F by a "" in the map and leave the minterms of F blank Eample: F(, y, z) = Eample: G(a, b,c) = Learn the locations of the 8 indices based on the variable order shown (, most significant and z, least significant) on the map boundaries m m (2,3,4,5) (3,4,6,7) y 0 3 2 4 5 7 6 z y 0 3 2 4 5 7 6 z Chapter 2 - Part 2 7

Combining Squares By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria On a 3-variable K-Map: One square represents a minterm with three variables Two adjacent squares represent a product term with two variables Four adjacent terms represent a product term with one variable Eight adjacent terms is the function of all ones (no variables) =. Chapter 2 - Part 2 8

Eample: Combining Squares Eample: Let F = m(2,3,6,7) Applying the Minimization Theorem three times: F (, y, z) = y z + y z + y z + y z = yz + yz = y Thus the four terms that form a 2 2 square correspond to the term "y". y 0 3 2 4 5 7 6 z Chapter 2 - Part 2 9

Three-Variable Maps Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2. Rectangles of 2 cells represent 2 adjacent minterms; of 4 cells represent 4 minterms that form a pairwise adjacent ring. Rectangles can contain non-adjacent cells as illustrated by the pairwise adjacent ring above. Chapter 2 - Part 2 20

Three-Variable Maps Topological warps of 3-variable K-maps that show all adjacencies: Venn Diagram Cylinder 0 Y X 4 6 7 5 2 3 Z Chapter 2 - Part 2 2

Three-Variable Maps Eample Shapes of 2-cell Rectangles: y 0 3 2 4 5 7 6 Read off the product terms for the rectangles shown z Chapter 2 - Part 2 22

Three-Variable Maps Eample Shapes of 4-cell Rectangles: y 0 3 2 4 5 7 6 Read off the product terms for the rectangles shown z Chapter 2 - Part 2 23

Three Variable Maps K-Maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the s in the map. Eample: Simplify F(, y, z) = m(,2,3,5,7) z y y z F(, y, z) = z + y Chapter 2 - Part 2 24

Three-Variable Map Simplification Use a K-map to find an optimum SOP equation for F(X, Y,Z) = m(0,,2,4,6,7) Chapter 2 - Part 2 25

Four Variable Maps Map and location of minterms: Y 0 3 2 5 6 4 7 Variable Order W 2 3 5 4 8 9 0 X Z Chapter 2 - Part 2 26

Four Variable Terms Four variable maps can have rectangles corresponding to: A single = 4 variables, (i.e. Minterm) Two s = 3 variables, Four s = 2 variables Eight s = variable, Siteen s = zero variables (i.e. Constant "") Chapter 2 - Part 2 27

Four-Variable Maps Eample Shapes of Rectangles: Y 0 3 2 5 6 4 7 W 2 3 5 4 8 9 0 X Z Chapter 2 - Part 2 28

Four-Variable Maps Eample Shapes of Rectangles: Y 0 3 2 W 5 6 4 7 2 3 5 4 8 9 0 X Z Chapter 2 - Part 2 29

Four-Variable Map Simplification F(W, X, Y, Z) = m (0, 2,4,5,6,7,8,0,3,5) Chapter 2 - Part 2 30

Four-Variable Map Simplification F(W, X, Y, Z) = m (3,4,5,7,9,3,4,5) Chapter 2 - Part 2 3

Systematic Simplification A Prime Implicant is a product term obtained by combining the maimum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2. A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms. Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map. A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm. Chapter 2 - Part 2 32

Eample of Prime Implicants BD Find ALL Prime Implicants CD C ESSENTIAL Prime Implicants C BD BD A AB B BD A B D AD BC Minterms covered by single prime implicant D Chapter 2 - Part 2 33

Prime Implicant Practice Find all prime implicants for: F(A, B,C, D) = m (0,2,3,8,9,0,,2,3,4,5) Chapter 2 - Part 2 34

Another Eample Find all prime implicants for: G(A, B,C, D) = (0,2,3,4,7,2,3,4,5) Hint: There are seven prime implicants! m Chapter 2 - Part 2 35

Don't Cares in K-Maps Sometimes a function table or map contains entries for which it is known: the input values for the minterm will never occur, or The output value for the minterm is not used In these cases, the output value need not be defined Instead, the output value is defined as a don't care By placing don't cares ( an entry) in the function table or map, the cost of the logic circuit may be lowered. Eample : A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The si codes, 00 through never occur, so the output values for these codes are to represent don t cares. Chapter 2 - Part 2 36

Don't Cares in K-Maps Eample 2: A circuit that represents a very common situation that occurs in computer design has two distinct sets of input variables: A, B, and C which take on all possible combinations, and Y which takes on values 0 or. and a single output Z. The circuit that receives the output Z observes it only for combinations of A, B, and C such A = and B = or C = 0, otherwise ignoring it. Thus, Z is specified only for those combinations, and for all other combinations of A, B, and C, Z is a don t care. Specifically, Z must be specified for AB + C =, and is a don t care for : AB + C = (A + B)C = AC + BC = Ultimately, each don t care entry may take on either a 0 or value in resulting solutions For eample, an may take on value 0 in an SOP solution and value in a POS solution, or vice-versa. Any minterm with value need not be covered by a prime implicant. Chapter 2 - Part 2 37

Eample: BCD 5 or More w The map below gives a function F(w,,y,z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-bcd combinations: 0 0 0 0 0 0 3 2 4 5 7 6 2 3 5 4 8 9 0 z X X X X y X X F (w,,y,z) = w + z + y G = 7 This is much lower in cost than F2 where the don't cares were treated as "0s." F 2 (w,,y, z) = w z + w y + w y G = 2 For this particular function, cost G for the POS solution for F (w,,y,z) is not changed by using the don't cares. Chapter 2 - Part 2 38

Product of Sums Eample Find the optimum POS solution: F(A, B,C, D) = m (3,9,,2,3,4,5) + d (,4,6) Hint: Use F and complement it to get the result. Chapter 2 - Part 2 39

Optimization Algorithm Find all prime implicants. Include all essential prime implicants in the solution Select a minimum cost set of non-essential prime implicants to cover all minterms not yet covered: Obtaining an optimum solution: See Reading Supplement - More on Optimization Obtaining a good simplified solution: Use the Selection Rule Chapter 2 - Part 2 40

Prime Implicant Selection Rule Minimize the overlap among prime implicants as much as possible. In particular, in the final solution, make sure that each prime implicant selected includes at least one minterm not included in any other prime implicant selected. Chapter 2 - Part 2 4

Selection Rule Eample Simplify F(A, B, C, D) given on the K- map. Selected Essential C C A B A B D Minterms covered by essential prime implicants D Chapter 2 - Part 2 42

Selection Rule Eample with Don't Cares Simplify F(A, B, C, D) given on the K-map. C Selected Essential C A B A B D Minterms covered by essential prime implicants D Chapter 2 - Part 2 43

Terms of Use All (or portions) of this material 2008 by Pearson Education, Inc. Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course tetbook. These materials or adaptations thereof are not to be sold or otherwise offered for consideration. This Terms of Use slide or page is to be included within the original materials or any adaptations thereof. Chapter 2 - Part 2 44