ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Similar documents
CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

QUESTION BANK FOR TEST

2.6 BOOLEAN FUNCTIONS

Chapter 3 Simplification of Boolean functions

Gate Level Minimization

Gate Level Minimization Map Method

Unit-IV Boolean Algebra

IT 201 Digital System Design Module II Notes

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Code No: R Set No. 1

Experiment 4 Boolean Functions Implementation

X Y Z F=X+Y+Z

Gate-Level Minimization

Chapter 2 Combinational Logic Circuits

Chapter 3. Gate-Level Minimization. Outlines

DKT 122/3 DIGITAL SYSTEM 1

Binary logic. Dr.Abu-Arqoub

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Gate-Level Minimization

Chapter 2 Boolean algebra and Logic Gates

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

GATE Exercises on Boolean Logic

CMPE223/CMSE222 Digital Logic

Chapter 2 Combinational

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Combinational Logic Circuits

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Gate-Level Minimization

Experiment 3: Logic Simplification

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Gate-Level Minimization

ECE380 Digital Logic

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Digital Logic Design. Outline

2008 The McGraw-Hill Companies, Inc. All rights reserved.

A B AB CD Objectives:

Code No: R Set No. 1

UNIT II. Circuit minimization

Standard Forms of Expression. Minterms and Maxterms

ELCT201: DIGITAL LOGIC DESIGN

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Code No: 07A3EC03 Set No. 1

Chapter 2: Combinational Systems

Specifying logic functions

ELCT201: DIGITAL LOGIC DESIGN

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

SWITCHING THEORY AND LOGIC CIRCUITS

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Digital Logic Lecture 7 Gate Level Minimization

Simplification of Boolean Functions

Code No: R Set No. 1

Chapter 2. Boolean Expressions:

UNIT 2 BOOLEAN ALGEBRA

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Boolean Algebra and Logic Gates

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

CS8803: Advanced Digital Design for Embedded Hardware

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Combinational Logic Circuits

2.1 Binary Logic and Gates

1. Mark the correct statement(s)

EEE130 Digital Electronics I Lecture #4_1

Ch. 5 : Boolean Algebra &

Combinational Logic & Circuits

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Chapter 2 Combinational Logic Circuits

Computer Organization

Switching Theory & Logic Design/Digital Logic Design Question Bank

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Summary. Boolean Addition

Computer Science. Unit-4: Introduction to Boolean Algebra

Switching Circuits & Logic Design

Circuit analysis summary

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

10EC33: DIGITAL ELECTRONICS QUESTION BANK

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Module -7. Karnaugh Maps

Boolean algebra. June 17, Howard Huang 1

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

CS470: Computer Architecture. AMD Quad Core

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Digital Logic Design (CEN-120) (3+1)

Introduction to Boolean logic and Logical Gates

LOGIC CIRCUITS. Kirti P_Didital Design 1


DIGITAL ELECTRONICS. P41l 3 HOURS

Combinational Logic Circuits Part III -Theoretical Foundations

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Simplification of Boolean Functions

Transcription:

Digital Electronics Boolean Function QUESTION BANK. The Boolean equation Y = C + C + C can be simplified to (a) (c) A (B + C) (b) AC (d) C. The Boolean equation Y = (A + B) (A + B) can be simplified to (a) A B (c) A + B (b) (d) 3. The K-map for a Boolean function is shown in figure. The number of essential prime implicants of this function is CD (a) 4 (b) 5 (c) 6 (d) 8 4. The function shown in the figure when simplified will yield a result with CD (a) terms (c) 7 terms (b) 4 terms (d) 6 terms 5. The minimized form of the logical expression C C C C is 6. A bulb is controlled by two switches A and B. The bulb glows only when either switch A or switch B is ON. Its Boolean expression is (a) (b) (c) 7. Given Boolean theorem (d) A + B AC BC AC Which one of following identifies is true (a) A BA CB C A BA C (b) AC BC BC (c) AC BC A BA CB C (d) A BA CB C AC 8. What is dual of X XY X Y (a) X Y XY (b) X XY XY (c) XX Y XY (d) X XYZ XYZ XYZ 9. What is dual of A + [B (A + C)] + D (a) A + [(B(A + C)] + C (b) A [B + AC] D (c) A + [B(A + C)] D (d) A [B (A + C)] D. With 4 Boolean variables, how many Boolean expressions can be formed? (a) 6 (b) 56 (c) 4 (K) (d) 64 K (64 4). The number of Boolean functions that can be generated by n variables, is equal to (a) AC BC (b) AC BC (c) AC BC (d) AC BC (a) n (c) n (b) n (d) n # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777

Boolean Function ECE. For the product-of sums expression L = (X + Y) X Z, the equivalent sum-of-products expression will be (a) XY XZ (b) XY XZ (c) XY XZ (d) XY XZ 3. What is the minimum of NAND gates required to implement A C? (a) (b) (c) 4 (d) 7 4. Match List-I (Boolean function) with List-II (Minimum number of two-input NAND gates) and select the correct answer using the codes given below the Lists List-I # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777 List-II A. Y C C. Five B. Y C. Four C. Y C 3. Six Codes : A B C (a) 3 (b) 3 (c) 3 (d) 3 5. A, B and C are three Boolean variables. Which one of the following Boolean expressions cannot be minimized any further? (a) Z C C C C (b) Z C C C C (c) Z C C C C (d) Z C C C C 6. Karnaugh map is used to (a) minimize the number of flip-flop in a digital circuit. (b) minimize the number of gates in a digital circuit. (c) minimize the number of gates and fan-in of a digital circuit. (d) design gates 7. While obtaining minimal sum of products expression (a) all don t cares are ignored (b) all don t cares are treated as logic ones (c) all don t cares are treated as logic zeros (d) only such don t cares that aid minimization are treated as logic ones 8. The product-of sum expression for given truth table is X Y Z (a) Z X YX Y (b) Z X YX Y (c) Z X YX Y (d) None of the above 9. The Boolean expression AC + BC is equivalent to (a) AC BC AC (b) BC AC BC ACB (c) AC BC BC C (d) C C C C. The Boolean expression Y (A, B, C) = A + BC, is to be realized using -input gates of only one type. What is the minimum number of gates required for the realization? (a) (b) (c) 3 (d) 4 or more. If X, Y and Z are Boolean variables, then the expression X(X XY) Z(X + Y + Z) is equal to (a) X XY (c) XYZ (b) X + Y + Z (d) XZ. If X and Y are Boolean variables, which one of the following is the equivalent of X Y XY? (a) X Y (b) X + Y (c) (d)

Digital Electronics Boolean Function 3 3. In boolean algebra if F = (A + B) ( A + C). Then (a) F AC (b) F (c) F AC (d) F AA 4. The logical expression y = A is equivalent to (a) y = (b) y (c) y A B (d) y = A + B 5. The Boolean function A + BC is a reduced form of (a) + BC (b) (A + B)(A + C) (c) C (d) (A + C)B 6. Boolean expression for the output of XNOR (Equivalent) logic gate with inputs A and B is (a) (b) (c) (A B)(A B) (d) (A B)(A B) 7. The simplified form of the Boolean expression Y (C D)(AD BC) can be written as (a) AD BCD (b) AD BCD (c) (A D)(BC D) (d) AD BCD 8. The logic Y = + A B is equivalent to (a) Y = (b) Y A B (c) Y = (d) Y = 9. The logic function f = (xy) (xy) is the same as (a) f (x y) (x y) (b) f (x y) (x y) (c) f (xy)(xy) (d) None of the above # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777 3. According to boolean algebra, (A B ) equal to (a) (b) (c) (d) 3. The boolean expression for NAND gate is (a) A A (b) A + B + C = Y (c) = Y (d) A B Y 3. The simplified form of Boolean function (A B)(A C)(B C) is (a) (A B)C (b) (A B)C (c) (A B)C (d) (A B)C 33. The complement of boolean expression F (X Y Z) (X Z) (X Y) is (a) XYZ XZ YZ (b) XYZ XZ X Y (c) XYZ XZ Y Z (d) XYZ XY 34. In the logic equation A(A BC C) B(C A BC) (A BC AC) if C A then (a) A + B = (b) A B (c) A B (d) A = 35. A Boolean function can be expressed (a) as sum of maxterms or product of minterms (b) as product of maxterms or sum of minterms (c) parity as product of maxterms and partly as sum minterms (d) partly as sum of maxterms and partly os minterms 36. Which one of the following Boolean expressions is correct (a) x y x y (b) x y x y (c) x y x y (d) x y x y

4 Boolean Function ECE 37. The minimized form of the Boolean expression F(A, B, C) = (,, 3) is (a) A BC (b) A BC (c) A C B (d) A BC A B 38. For the identity AC BC AC, the dual form is (a) (A B)(A C)(B C) (A B)(A C) (b) (A B)(A C)(B C) (A B)(A C) (c) (A B)(A C)(B C) (A B)(A C) (d) A B AC BC AC 39. The minimized expression for the K-map shown in the above figure is CD 4. The term + AC + CB reduce to (a) + CA (c) AC + CB (b) AC + BC (d) + BC 4. The reduced form of the Boolean expression A B C AC is (a) (b) (c) (d) BC 43. The Karnaugh map for a four variable boolean function is given in figure. The correct boolean sum of product is PQ RS (a) CD CD C C BCD (b) CD + C + C + CD + CD (c) BCD + BCD + CD (d) B D C D 4. For the Karnaugh map shown in the given figure, the minimum boolean function is x yz (a) PQRS QS (b) PQRS QS (c) PQR QS (d) PQRS Q 44. The minimal sum of products form of f = CD C BCD is (a) AC BD (b) ACD C (c) AC BD (d) CD 45. A combinational circuit has input A, B and C and its Karnaugh map is given in figure. The output of the circuit is C (a) x y z yz (b) xz z zy (c) xy z yz (d) x y z # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777 (a) ( ) (b) ( )C (c) A B C (d) C

Digital Electronics Boolean Function 5 46. Which one of the following is the dual-form of the Boolean identity AC A CA B (a) AC AC (b) A BA C A CA B (c) A BA C AC (d) AC AC BC 47. The number of switching function of 3 variables is (a) 8 (b) 64 (c) 8 (d) 56 48. Karnaugh map is used to (a) minimize the number of flip-flop in a digital circuit. (b) minimize the number of gates in a digital circuit. (c) minimize the number of gates and fan-in of a digital circuit. (d) design gates. 49. Y = f (A, B) = M (,,, 3) represents (M is Maxterm) (a) NOR gate (b) NAND gate (c) OR gate (d) a situation where output is independent of input 5. How many minterms (excluding redundant terms) does the minimal switching function f(v, w, x, y, z) = x + yz originally have? (a) 6 (b) (c) 4 (d) 3 # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777

6 Boolean Function ECE ANSWERS WITH EXPLANATIONS. Ans. (d) Y = C + C + C = C ( + + ) = C () = C. Ans. (c) Y = (A + B) (A + B) = AA + + BA + BB = A + + B = A [ + B] + B = A + B 3. Ans. (a) 4. Ans. (c) 5. Ans. (a) 6. Ans. (a) The bulb is controlled by two switches A and B such that the bulb glows only when either switch A or switch B is ON then truth table will be 7. Ans. (a) A B Output # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777 Output = AC BC = AC To find out the any Boolean expression we just replace AND operation by OR and OR operation by AND operation (A B)(A C)(B C) = (A B)(A C) 8. Ans. (c) X XY = X + Y Its dual will be 9. Ans. (b) X[X Y] = XY then its dual will be F = A + [B(A + C)] + D F D = A [B + AC]D. Ans. (d) With n Boolean variables, we can form different Boolean expression. For n = 4 We can form 4 = 6 = 6 Since = K or 4 6 = 64 K or (64 4) Boolean expressions.. Ans. (b) n By n variables we can generate Boolean functions.. Ans. (c) We are provided with the POS expression 3. Ans. (a) L = (X Z)(X Y) = (X Z)(X Y)(X X) L = (X Z) (X XY) = XY ZX XYZ L = XY( Z) ZX = XY ZX F = A C F = A[ B BC] F = A There is no need of any NAND gate to realize A since it is given input. 4. Ans. (a) 5. Ans. (c) 6. Ans. (b) A K-map is used to simplify the expressions thus it minimizes the number of gates of a digital circuit. The fan-in of a gate is the number of inputs connected to the gate without any degradation in the voltage levels. Thus K-map minimizes the number of gates and fan-in of a digital circuit. n

Digital Electronics Boolean Function 7 7. Ans. (d) A function with don t care combinations is simplified to obtain minimal SOP expression the value can be assigned to selected don t care combination. This is done order to increase the number of s in the selected groups, wherever further simplification is possible. Also, a don t care combination need not be used in grouping if it does not cover a large number of s. 8. Ans. (b) 9. Ans. (d). Ans. (c). Ans (d) X Y Z (X+Y) (X+Y) F = (X Y)(X Y) F = AC BC F = AC BC X(X XY)Z(X Y Z). Ans. (b) F = AC(B B) BC(A A) F = C C C C = (XX XXY)Z(X Y Z) = (X + )Z(X + Y + Z) = XZX + XZY + XZZ = XZ + XZY + XZ = XZ [ + Y + ] = XZ[] = XZ F = X Y XY = X Y[Y(XY) Y(XY) = X [ Y(X Y)] = X YX = X(YX) X(YX) = XY X(Y X) 3. Ans. (c) 4. Ans. (d) = XY XY X = XY (Y l)x = X XY F = (X + Y) F = (A B)(A C) l F = (A B)(A C)(A A) F = (A B)(A AC) F = AC C = AC(l B) F = AC Y = A = (A A)(A B) = (A + B) 5. Ans. (b) A + BC = (A + B)(A + C) (distributive property) 6. Ans. (c) 7. Ans. (a) Y = = ( A) (+B) = (A A) (A+B) (B+B) (B+A) Y = (A B) (A+B) (C D) (AD+BC) = (C)(AD) (C)(BC)+D(AD)+D(BC) = CD DA BCD = AD(l BC) BCD = AD BCD 8. Ans. (c) Y = A B = (A B) B = A = # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777

8 Boolean Function ECE 9. Ans. (d) f = (xy) (xy) = (xy)(xy) = (x y)(x y) = (x y)(x y) 3. Ans. (c) (A B)(A C)(B C) = (A B)( AC CB CC) = (A B)( AC CB C) = (A B) ( (A B )C = (A B) C 3. Ans. (a) = xx x y xy yy = x y xy = x yxy Y = A B = A (B ) = A (B A) (B+B) = A (B A) (l) = A A B) 33. Ans. (b) 34. Ans. (c) 35. Ans. (b) 36. Ans. (a) 37. Ans. (a) 38. Ans. (a) 39. Ans. (d) CD = (A B)(A.B) (A B)C = A() B() (A B)C = (A B)C = (A B)C = l B = 3. Ans. (d) A NAND gate is a contraction of NOT-AND gates. It has two or more inputs and one output. A B A B Y = Y = 4. Ans. (a) 4. Ans. (c) X = CD BD F = + AC + CB Now according to De-morgan s theorem the complement of a product is equal to the sum of complements. Y = = A B # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777 A BC F = AC + BC

Digital Electronics Boolean Function 9 4. Ans. (c) 43. Ans. (b) 44. Ans. (b) 45. Ans. (c) 46. Ans. (c) 47. Ans. (d) PQ RS F = A B C( AC) F = A B CA(B C) F = A B C(A BC) F = AC[A BC] F = Y = QS PQRS C Y = C C C C = ( )C ( )C = (A B)C (A B)C = A B C For n variables, the number of switching functions = For n = 3 n Number of switching functions = 3 = 8 = 56 48. Ans. (c) A K-map is used to simplify the expressions thus it minimizes the number of gates of a digital circuit. The fan-in of a gate is the number of inputs connected to the gate without any degradation in the Voltage levels. Thus K-map minimizes the number of gates and fan-in of a digital circuit. 49. Ans. (d) Y = f(a, B) A B = M (,,, 3) = y = Thus output is for all inputs. It is independent of the input. 5. Ans. (b) xyz vw f(v, w, x, y, z) = x + yz There are minterms in the function. # -, Ram Nagar, Bambala Puliya Ph.: 4-6549, +9-89444777