NATIONAL UNIVERSITY OF SINGAPORE CS2100 COMPUTER ORGANISATION

Similar documents
Question Total Possible Test Score Total 100

CS2100 COMPUTER ORGANISATION

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

QUESTION BANK FOR TEST

1. Mark the correct statement(s)

Code No: 07A3EC03 Set No. 1

Digital logic fundamentals. Question Bank. Unit I

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Philadelphia University Student Name: Student Number:

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

Code No: R Set No. 1

Code No: R Set No. 1

UNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.

University of Toronto Mississauga. Flip to the back cover and write down your name and student number.

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Code No: R Set No. 1

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

EECS 270 Midterm Exam

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

R10. II B. Tech I Semester, Supplementary Examinations, May

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

Chapter 2 Combinational Logic Circuits

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

McGill University Faculty of Engineering FINAL EXAMINATION Fall 2007 (DEC 2007)

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

EE 109L Review. Name: Solutions

10EC33: DIGITAL ELECTRONICS QUESTION BANK


Chapter 4. Combinational Logic

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

2008 The McGraw-Hill Companies, Inc. All rights reserved.

A B AB CD Objectives:

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

CS2100 Computer Organisation Tutorial #10: Pipelining Answers to Selected Questions

NATIONAL UNIVERSITY OF SINGAPORE

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Written exam for IE1204/5 Digital Design Thursday 29/

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

IA Digital Electronics - Supervision I

Combinational Logic Circuits

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

END-TERM EXAMINATION

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

ENEL 353: Digital Circuits Midterm Examination

EE 109L Final Review

Chapter 2 Combinational

(Refer Slide Time 6:48)

DIGITAL ELECTRONICS. P41l 3 HOURS

Combinational Logic with MSI and LSI

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

ENCM 369 Winter 2019 Lab 6 for the Week of February 25

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

ECE380 Digital Logic

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

Chapter 2: Combinational Systems

Chapter 2. Boolean Expressions:

CONCORDIA UNIVERSITY Department of Computer Science and Software Engineering COMP 228/4 Section PP Midterm Exam

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

ENCM 369 Winter 2018 Lab 9 for the Week of March 19

CS8803: Advanced Digital Design for Embedded Hardware

Format. 10 multiple choice 8 points each. 1 short answer 20 points. Same basic principals as the midterm

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Injntu.com Injntu.com Injntu.com R16

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

VALLIAMMAI ENGINEERING COLLEGE

Recitation Session 6

Solution printed. Do not start the test until instructed to do so! CS 2504 Intro Computer Organization Test 2 Spring 2006.

Specifying logic functions

EECS 140/141 Introduction to Digital Logic Design Fall Semester 2016 Exam #1 Date: 3 October 2016

COMBINATIONAL LOGIC CIRCUITS

Scheme G. Sample Test Paper-I

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

Combinational Circuits

CMPE223/CMSE222 Digital Logic

NATIONAL UNIVERSITY OF SINGAPORE

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

Read this before starting!

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

CS470: Computer Architecture. AMD Quad Core

Digital Logic Design Exercises. Assignment 1

CDS130 Mid-term exam: Sample

Computer Architecture I Midterm I (solutions)

EECS 140/141 Introduction to Digital Logic Design Spring Semester 2017 Exam #1 Date: 27 February 2017

VALLIAMMAI ENGINEERING COLLEGE

Transcription:

S NATIONAL UNIVERSITY OF SINGAPORE SHOOL OF OMPUTING MID-TERM TEST AY6/7 Semester S OMPUTER ORGANISATION 8 March 7 Time Allowed: hour 3 minutes INSTRUTIONS. This question paper contains T () questions (excluding the bonus question) and comprises NINE (9) printed pages.. An Answer Sheet, comprising TWO () printed page, is provided for you. 3. Write your Name, Matriculation Number and Tutorial Group Number on the Answer Sheet with a P. 4. Answer ALL questions within the space provided on the Answer Sheet. 5. You may write your answers in pencil (at least B). 6. Submit only the Answer Sheet at the end of the test. You may keep the question paper. 7. This is a LOSED BOOK test. However, an A4 single-sheet double-sided handwritten reference sheet is allowed. 8. Maximum score is 4 marks. 9. alculators and computing devices such as laptops and PDAs are not allowed.. Pages 7 and 8 are for your rough work. They contain blank truth tables, K-maps and state table for your use.. Page 9 contains the MIPS Reference Data sheet. D OF INSTRUTIONS

S Bonus question:. [This is the bonus question which is worth mark. The mark of this question will only be added if the total mark scored is less than 4.] On nd February 7, Aaron shared a story in his lecture about cookies. What is the title of that story? A. Four-and-three-quarter cookies B. Six-and-a-half cookies. Seven cookies D. How to cook cookies like a booky rooky E. I have a cookie I have a monster ah, cookie monster! F. I think this must be a trick question. He didn t tell any story on that day, but he nearly fainted as he didn t take any cookies on that day. uestions 5: Each multiple-choice-question has only one correct answer. Write your answers in the boxes on the Answer Sheet. Two marks are awarded for each correct answer and no penalty for wrong answer.. Given the following hexadecimal representation in IEEE 754 single-precision floating-point number system: B What decimal value does it represent? A. -.875 B. -5.875. -5 4 D. -47 4 E. None of the above.. Given the following MIPS code fragment, encode the bne instruction. (The MIPS Reference Data sheet is provided on page 9.) here: addi $t, $t, add $t, $t, $t bne $t, $t, here A. 5AFFFE B. 548FFFE. 548FFFD D. 5AFFFD E. None of the above. S Mid-term Test - of 9 - AY6/7 Semester

S 3. What is the following Boolean expression in M form? F3(W,X,Y,Z) = Y' W + Y' Z + Z' Y X A. F3(W,X,Y,Z) = M(,, 3, 4, 7,,, 5) B. F3(W,X,Y,Z) = M(, 5, 6, 8, 9,, 3, 4). F3(W,X,Y,Z) = M(,, 8, 9,,, 3, 4) D. F3(W,X,Y,Z) = M(,, 3, 4, 5,,, 4) E. None of the above. 4. Simplify the following expression of a 5-variable Boolean function. m's are the minterms and M s the maxterms. A. B.. M987 D. m895 E. M987 + m895 (m35 M987 m5) + m895 (M + M68) 5. You are given a 4 decoder with -enable and active high outputs, and a -bit magnitude comparator, as shown below. S S 4 DE 3 -bit OMP X X<Y X=Y Y X>Y Which of the following Boolean functions can be implemented using either or both of the above devices without any additional logic gate? Note that complemented literals are not available. Logical constants and are always available. (i) F5a(A, B,, D) = A B ' (ii) F5b(A, B,, D) = m(,,3) (iii) F5c(A, B,, D) = m(,3,5,7) A. Only (i). B. Only (i) and (ii).. Only (i) and (iii). D. Only (ii) and (iii). E. All of (i), (ii) and (iii). S Mid-term Test - 3 of 9 - AY6/7 Semester

S uestions 6 : Write your answer in the space provided on the Answer Sheet. You do not need to show workings, unless otherwise stated. 6. [5 marks] (a) How many PIs (prime implicants) and EPIs (essential prime implicants) are there in the K-map of the function below? Note that X denotes don t-care values. [ marks] F6a(A, B,, D) = m(3, 4, 5, 7,, 4) + X(, 6, 8,, 5) (b) Given the following magnitude comparator, write the Boolean function F6b(A,B,,D) in m form. [3 marks] A B D D D 3 3 4-bit OMP X Y X<Y X=Y X>Y F6b 7. [6 marks] The following sequential circuit cycles through 6 states AB. Two states are unused. The circuit is implemented using a JK flip-flop for A, a D flip-flop for B, and a T flip-flop for. J K lk ' A D lk ' B T lk ' LK On the answer sheet, complete the state diagram by filling in the state numbers which are in decimal, as well as the state transition from the unused state. Two states ( or in decimal, and or 6 in decimal) have been filled for you. S Mid-term Test - 4 of 9 - AY6/7 Semester

S 8. [5 marks] Implement the following function using a single 4: multiplexer with at most one additional logic gate. omplemented literals are not available. F8(A, B,, D) = M(,,, 5, 9, 3) 9. [8 marks] Study the following circuit which uses a half adder, a 4 decoder with -enable and active high outputs, and three devices each with a -enable control (): A (+)-device: it takes in two inputs P and and produces 3-bit output with value P++. A (+)-device: it takes in two inputs P and and produces 3-bit output with value P++. A ( )-device: it takes in two inputs P and and produces 3-bit output with value (P+). A B X Y HA S S S 4 DE 3 (+) P (+) P T T T T T T 4: MUX 3 4: MUX 3 X Y ( ) P T T T 4: MUX 3 Z The above circuit is too complex. Redesign the circuit using the minimum number of logic gates. Write your expressions for X, Y and Z (6 marks) and draw the logic diagram of your circuit ( marks). omplemented literals are not available. S Mid-term Test - 5 of 9 - AY6/7 Semester

S. [6 marks] Study the MIPS code below, given that $s and $s have been assigned the starting addresses of integer arrays A and B respectively. You need to determine the value of $s after the code is executed. The MIPS Reference Data sheet is provided on page 9. addi $s, $zero, addi $t, $s, addi $t, $s, addi $t4, $zero, addi $t5, $zero, 4 loop: beq $t4, $t5, out lw $t, ($t) lw $t3, ($t) beq $t, $zero, out beq $t3, $zero, out bne $t, $t3, notequal add $s, $s, $t notequal: addi $t4, $t4, 4 add $t, $s, $t4 add $t, $s, $t4 j loop out: What is the value of $s after the code is executed, given the following arrays? (a) A = {,, 3, 4, 5, } B = {,, 3, 4, 5, } [ marks] (b) A = { -9, -3, -5,, -4, } B = { -6, -3, -7,, -4, -8 } [ marks] (c) A = { 3, -, 7, 5, 9, -4, 6, 6, -3,, 7, } B = { 5, -, 7, -3, 9, -4, 6,, 3, 8, 7, } [ marks] D OF PAPER (Blank truth tables, K-maps and state table are provided in the next two pages.) S Mid-term Test - 6 of 9 - AY6/7 Semester

S This page is for your rough work. A B D A B D A B D S Mid-term Test - 7 of 9 - AY6/7 Semester

S This page is for your rough work. A B S Mid-term Test - 8 of 9 - AY6/7 Semester

S S Mid-term Test - 9 of 9 - AY6/7 Semester