Voltage Reference (Vref) Features. General Description. Input/Output Connections. When to Use a Vref Voltage references and supplies

Similar documents
Use the Status Register when the firmware needs to query the state of internal digital signals.

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

Filter_ADC_VDAC_poll Example Project Features. General Description. Development Kit Configuration

Use the Status Register when the firmware needs to query the state of internal digital signals.

Comparator (Comp) Features. General Description. When to use a Comparator 1.60

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

PSoC 4 Low Power Comparator (LPComp) Features. General Description. When to Use a LPComp 2.0. Low input offset. User controlled offset calibration

8 to 1 Analog Multiplexer Datasheet AMux8 V 1.1. Features and Overview

4 to 1 Analog Multiplexer Data Sheet

Preliminary. Gas Sensor Analog Front End Datasheet GasSensorAFE V Features and Overview. This datasheet contains Preliminary information.

Cypress HX2VL Configuration Utility Blaster User Guide

HX2VL Development Kit Guide. Doc. # Rev. **

Programmable Threshold Comparator Data Sheet

PSoC Creator Component Datasheet

HX2VL Development Kit Guide. Doc. # Rev. *A

For one or more fully configured, functional example projects that use this user module go to

Use the IDAC8 when a fixed or programmable current source is required in an application.

AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction

LPF (Optional) CY8C24x93. Without LPF and ISR to 3* With LPF only** to 3* With ISR only to 3*

Writing to Internal Flash in PSoC 3 and PSoC 5

CY7C603xx CYWUSB

Supported Devices: CY8C28x13, CY8C28x33, CY8C28x43, CY8C28x45, CY8C28x52, CY8C21x45, CY8C22x45, CY8C24x93. CY8C24x

Programmable Gain Amplifier Datasheet PGA V 3.2. Features and Overview

THIS SPEC IS OBSOLETE

GPIF II Designer - Quick Start Guide

Cypress HX2VL Configuration Utility Blaster User Guide

Next-Generation Hot-Swap Controllers

The color of the Clock component waveform symbol will change based on the clock's domain (as shown in the DWR Clock Editor), as follows:

Reviving Bit-slice Technology in a Programmable Fashion

FTG Programming Kit CY3670. Spec. # Rev. *C

CE56273 Associated Part Families: CY8C38xx/CY8C55xx Software: PSoC Creator Related Hardware: CY8CKIT-001 Author: Anu M D

THIS SPEC IS OBSOLETE

Shadow Registers Datasheet ShadowRegs V 1.1. Features and Overview

The AMuxSeq is capable of having between 2 and 32 analog inputs. The paired inputs are present when the MuxType parameter is set to "Differential.

CE PSoC 4: Time-Stamped ADC Data Transfer Using DMA

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. **

This section describes the various input and output connections for the Voltage Fault Detector.

PSoC 6 Current Digital to Analog Converter (IDAC7)

PSoC 4 Current Digital to Analog Converter (IDAC)

16-Bit Hardware Density Modulated PWM Data Sheet

PSoC 1 I 2 C Bootloader

PSoC 4 Voltage Comparator (Comp) Features. General Description. When to Use Comparator Low input offset. User controlled offset calibration

PSoC 4 Operational Amplifier (Opamp) Features. General Description. When to Use the Opamp Follower or Opamp configuration

CYClockMaker Programming Kit Guide CY3675. Doc. # Rev. *C

The following table lists user modules used in this code example and the hardware resources occupied by each user module.

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

Clock Programming Kit

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

THIS SPEC IS OBSOLETE

CY3660-enCoRe V and encore V LV DVK Kit Guide

This input determines the next value of the output. The output does not change until the next rising edge of the clock.

This section describes the various input and output connections for the SysInt Component.

DMX512 Receiver Datasheet DMX512Rx V 1.0. Features and Overview

This section describes the various input and output connections for the Voltage Fault Detector.

PSoC Designer Release Notes

Incremental ADC Data Sheet

Use the Status Register when the firmware needs to query the state of internal digital signals.

24-Bit Pseudo Random Sequence Generator Data Sheet

Comparator (Comp) Features. General Description. When to use a Comparator Low input offset. User controlled offset calibration

EZ I 2 C Slave. Features. General Description. When to use a EZ I 2 C Slave 1.50

12-Mbit (512 K 24) Static RAM

144-Mbit QDR -II SRAM 2-Word Burst Architecture

Voltage Fault Detector (VFD) Features. General Description. Input/Output Connections. When to Use a VFD. Clock Input 2.30

This optional pin is present if the Mode parameter is set to SyncMode or PulseMode. Otherwise, the clock input does not show.

FM3 MB9B100A/300A/400A/500A Series Inverter Solution GUI User Guide

Programmer User Guide

Use a DieTemp component when you want to measure the die temperature of a device.

Inverting Programmable Gain Amplifier (PGA_Inv)

Automatic reload of the period to the count register on terminal count

Analog Multiplexer (AMux) Features. General Description. Input/Output Connections. When to Use an AMux Single or differential connections

PSoC Programmer 3.12 Release Notes

Bootloader project - project with Bootloader and Communication components

This Application Note demonstrates an SPI-LIN slave bridge using a PSoC device. Demonstration projects are included.

CapSense I 2 C/SPI Timer Flash RAM

Libraries Guide. Arithmetic Libraries User Guide. Document #: Rev. *A

AN EZ-USB FX3 I 2 C Boot Option. Application Note Abstract. Introduction. FX3 Boot Options

AN1090. NoBL : The Fast SRAM Architecture. Introduction. NoBL SRAM Description. Abstract. NoBL SRAM Operation

Use the Status Register when the firmware needs to query the state of internal digital signals.

One 32-bit counter that can be free running or generate periodic interrupts

CE58957 demonstrates how to implement the fade and toggle feature to the backlight LEDs of CapSense buttons.

PSoC Blocks. CY8C20xx6/6A/6AS/6H/6L, CY8C20xx7/7S, CY7C643xx, CY7C604xx, CYONS2xxx, CYONSxNxxxx, CYRF89x35, CY8C20065, CY8C24x93, CY7C69xxx

Sequencing Successive Approximation ADC (ADC_SAR_Seq) Features. General Description. When to Use the ADC_SAR_Seq 2.0. Supports PSoC 5LP devices

PSoC Creator Quick Start Guide

Setting Oscillation Stabilization Wait Time of the main clock (CLKMO) and sub clock (CLKSO)

Supports Analog, Digital I/O and Bidirectional signal types

4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores

EZ-USB FX3 Development Kit Guide

Supports one or two address decoding with independent memory buffers. Memory buffers provide configurable Read/Write and Read Only regions

Base Timer Channel (BT) Features. General Description. When to Use a PDL_BT Component 1.0

Capable of adjusting detection timings for start bit and data bit

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

Multifunction Serial Interface (PDL_MFS) Features. General Description. When to Use a PDL_MFS Component. Quick Start 1.0

1-Mbit (64K x 16) Static RAM

Supports a range of speeds of external memories (from 5 to 200 ns) Supports external memory power-down, sleep, and wakeup modes

Optional Pause Pulse for constant frame length of 282 clock ticks

CY8C29/27/24/23/21xxx, CY8CLED02/04/08/16, CY8CLED0xD, CY8CLED0xG, CY8C28x45, CY8CPLC20, CY8CLED16P01, CY8C28xxx. Main UM

4-Mbit (256K x 16) Static RAM

Version 3.3. If you have technical questions, visit or call and select 8.

Release Notes SRN065 PSoC Programmer Version Release Date: November 9, 2009

Counter resolution of 1x, 2x, or 4x the frequency of the A and B inputs, for more accurate determination of position or speed

Transcription:

PSoC Creator Component Datasheet Voltage Reference (Vref) 1.60 Features Voltage references and supplies Multiple options Bandgap principle to achieve temperature, and voltage stability General Description This component works with both PSoC 3 and PSoC 5 devices. The Voltage Reference (Vref) component provides one of several voltage reference outputs. The 1.024-V and 0.256-V outputs are temperature compensated using the bandgap principle to achieve excellent stability. Note The Vref component is not intended to source or sink current. It has low drive strength. If high drive strength is needed, buffer the Vref with an Opamp or PGA component. Every Vref is associated with some analog resource. To enable a Vref, the associated resource must be enabled. All Vrefs default their AutoEnable parameter to true. Since auto-enable Vrefs automatically enable the associated analog resource, all Vrefs are automatically enabled by default. When to Use a Vref Use Vref components for threshold detectors, reference inputs to analog-to-digital converters, comparators, and programmable gain amplifiers. They can also be used whenever you need a known voltage. Input/Output Connections The Vref component has a single output terminal that provides access to the selected voltage reference. Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600 Document Number: 001-79279 Rev. ** Revised May 15, 2012

Voltage Reference (Vref) PSoC Creator Component Datasheet Component Parameters Drag a Vref onto your design and double click it to open the Configure dialog. Basic Tab VRef Name This is the Vref value. Options include: 1.024 V (default) Based on bandgap; see DC and AC Electrical Characteristics section for more information. Vssa(GND) Internal Vssa voltage. 0.256 V Derived from the 1.024 bandgap with a resistive divider; see DC and AC Electrical Characteristics section for more information. Vdda/2 Derived from Vdda with a resistive divider; see DC and AC Electrical Characteristics section for more information. Vdda(HiZ) The Vdda voltage reference is provided with a resistive divider and so has high impedance. Vdda(HiZ) cannot be used if Vdda/2 is used elsewhere. See the Precision Reference chapter of the chip Technical Reference Manual (TRM) for details. Page 2 of 6 Document Number: 001-79279 Rev. **

PSoC Creator Component Datasheet Voltage Reference (Vref) Vccd Special 1.8-V reference that is only available for SIO pins. Available in Production PSoC 3 or later only. Vddd Internal Vddd voltage. Available in Production PSoC 3 or later only. Vbat Internal Vbat voltage. Available in Production PSoC 3 or later only. Vdda Internal Vdda voltage. Available in Production PSoC 3 or later only. Advanced Tab AutoEnable The AutoEnable parameter applies to the 1.024-V and 0.256 V-Vref components. When AutoEnable is set to true (default), the Vref is enabled automatically when the device is initialized and the static analog routes are established. The 1.024-V and 0.256-V Vref components may need to consume a comparator when AutoEnable is true. When a 1.024-V or 0.256-V Vref is connected to intended analog block connections such as the comparator, the device automatically enables the Vref when the connected components are enabled. AutoEnable is not necessary in these cases. See the Precision Reference chapter of the chip Technical Reference Manual (TRM) for details. Note Vref components that require AutoEnable set to true have reduced routing capability because specific analog routing resources are required to supply the auto-enable Vref. Document Number: 001-79279 Rev. ** Page 3 of 6

Voltage Reference (Vref) PSoC Creator Component Datasheet When AutoEnable is set to false, the 1.024-V and 0.256-V Vref components are only powered up when the associated analog block is powered up. See the TRM for details. Placement For a design project, the list of available voltage references is determined by what is available from the selected family or device. If you place a Vref component in a library project schematic at the generic level, you do not see any references available. In this case, you need to specify a family or device when creating the schematic. AutoEnable Vref Connecting to an Amux Switchable Connection The auto-enable 1.024-V or 0.256-V Vref component must be all by itself when connected to an Amux switchable connection. This restriction is introduced so the software can handle the autoenable Vref feature without ambiguities. In general, the software must split up signals connected to auto-enable Vrefs, but that is not possible for Amux switchable connections. In the following example, in order for Design 1 to work it must be converted to Design2. If you choose to set the AutoEnable parameter of the Vref component to false, this restriction does not apply. Vrefs in low power mode In low power mode, Vssa(GND) and Vdda(HiZ) are the only two vrefs that are available. Functional Description The Vref component provides one of the available voltage references. Connection is through a single terminal. The Vref component may be shared among several components. Page 4 of 6 Document Number: 001-79279 Rev. **

PSoC Creator Component Datasheet Voltage Reference (Vref) Resources When AutoEnable is enabled for an unintended analog block, the 1.024-V Vref consumes a comparator, which will be automatically removed from available comparator resources. A comparator is required to satisfy device requirements of having the analog block associated with the Vref powered up. So, a comparator is allocated to be able to control the power settings and use that Vref. DC and AC Electrical Characteristics The following values indicate expected performance and are based on initial characterization data. Note that the 1.024-V voltage reference calibration occurs for the buffered ADC_DelSig reference. All of the other 1.024-V references (about 7 or 8 different ones) can be off by several millivolts. Vref Characteristics Parameter Description Conditions Min Typ Max Units V ref Precision reference voltage Initial trimming 1.023 ( 0.1%) 1.024 1.025 (+0.1%) V Temperature drift 1 20 ppm/ C Long term drift 100 ppm/khr Thermal cycling drift (stability) 1 100 ppm Component Changes This section lists the major changes in the component from the previous version. Version Description of Changes Reason for Changes / Impact 1.60 Removed IgnoreSleep parameter from the customizer. The Vref component can t remain powered in low power mode. The IgnoreSleep parameter has no effect. 1.50.c Minor datasheet edits and updates 1.50.b Updated description of Vdda(HiZ) Description was unclear. Updated AutoEnable section to include quarter volt Vref 0.256-V Vref has the same AutoEnable properties as the 1.024-V Vref. 1.50.a Added characterization data to datasheet Datasheet edits 1 Based on device characterization (Not production tested). Document Number: 001-79279 Rev. ** Page 5 of 6

Voltage Reference (Vref) PSoC Creator Component Datasheet Version Description of Changes Reason for Changes / Impact 1.50 Added AutoEnable and IgnoreSleep parameters to the customizer. Added the special purpose Vccd Vref for use with SIO pins. Added Vbat, Vddd, and Vdda references. The AutoEnable and IgnoreSleep parameters provide additional functionality and a more intuitive user experience. The Vccd reference is used with SIO pins. The Vbat, Vddd, and Vdda references were added to provide additional functionality. Cypress Semiconductor Corporation, 2010-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. PSoC is a registered trademark, and PSoC Creator and Programmable System-on-Chip are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in lifesupport systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Page 6 of 6 Document Number: 001-79279 Rev. **