Equipment Market Segmentation

Similar documents
ISMI Industry Productivity Driver

Semiconductor Manufacturing Market Outlook: Fundamentals Point to Growth

Applications for Mapper technology Bert Jan Kampherbeek

Innovation Leadership in Expanding Markets

Bank of America S-MID Cap Conference Boston, MA. March 26,2008

FBR Capital Markets 12 th Annual Spring Investor Conference

반도체공정 - 김원정. Lattice constant (Å)

B. Riley & Co. 16 th Annual Investor Conference. Jeffrey Andreson, CFO

CMP Users Group 450mm Technology Development

Intel Corporation Silicon Technology Review

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Announcements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends

3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA

SEMI Networking Day Italy

G450C Briefing and Supply Chain Collaboration on 450mm Transition. SEMI Northeast Forum Sept. 11,2013

CMOS TECHNOLOGY- Chapter 2 in the Text

Behavioral modeling of crosswafer chip-to-chip process induced non-uniformity. W. CLARK COVENTOR, Villebon sur Yvette, France

UBS Technology Conference 2011 Franki D Hoore - Director European Investor Relations London, March 10, 2011

Announcements. Advanced Digital Integrated Circuits. No office hour next Monday. Lecture 2: Scaling Trends

TABLE OF CONTENTS III. Section 1. Executive Summary

Sub-Wavelength Holographic Lithography SWHL. NANOTECH SWHL Prof. Dr. Vadim Rakhovsky October, 2012

Olivier Vatel. Accelerated innovation through strategic collaboration: a view from an equipment supplier CTO. July 10, 2018 SE L1

Olivier Vatel. Accelerated innovation through strategic collaboration: a view from an equipment supplier CTO. March 1, 2018 SE L1

Agenda. Membership Status, Usage UCB Dept Trends. Web Page Highlights. New Equipment / Capabilities. FY 16/17 Rates Overview

High speed full wafer monitoring of surface, edge and bonding interface for 3D-stacking

Technology and Manufacturing

Agenda Membership Status, Internal / External Usage Trends

SLIM: Short Cycle Time and Low Inventory in Manufacturing at Samsung Electronics Corp., (SEC) 12/2/2016 SLIM Presentation 1

The Cornerstone Project:

Reflectivity metrics for optimization of anti-reflection coatings on wafers with topography

Credit Suisse European Technology Conference

Global and China Semiconductor Equipment Industry Report, Apr. 2012

EUV Lithography and Overlay Control

Technology & Manufacturing

Mirroring functional Dual HDD Back-Up System - Prevention of data loss due to tool crash - (SCSI/IDE SATA conversion function equips)

Joint Research with imec Belgium Targeting Measurement for 10-nm Generation

FDC multivariate anomaly detection through SVM algorithm implementation Daniele Vinciguerra. APC/SPC Manager - STMicroelectronics

Multi-Level Overlay Techniques for Improving DPL Overlay Control

OVERALL TECHNOLOGY ROADMAP CHARACTERISTICS TABLES CONTENTS

Addressable Test Chip Technology for IC Design and Manufacturing. Dr. David Ouyang CEO, Semitronix Corporation Professor, Zhejiang University 2014/03

2002 Semiconductor Equipment Market Share Analysis (Executive Summary) Executive Summary

Embedded UTCP interposers for miniature smart sensors

Status of PEMC Steve Arthur 8/18/2016

TMT Conference 2011 Bank of America

Piper Jaffray Europe Conference London

Market Update. Peter Jenkins Vice President, Marketing. 24 November 2014

21 rue La Nouë Bras de Fer Nantes - France Phone : +33 (0) website :

Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly

FY2011 Financial Forecast and Basic Management Policy

3D Process Modeling - A Novel and Efficient Tool for MEMS Foundry Design Support

VLSIresearch - Critical Subsystems and Components Service Overview

Challenges in Manufacturing of optical and EUV Photomasks Martin Sczyrba

DSA: How far have we come and how much further is left to go? Darron Jurajda

PRODUCTS COMPETENCE IN THIN AND ULTRA-THIN WAFER PROCESSING AND HANDLING BASED ON TRANSFER ELECTROSTATIC CARRIER (T-ESC ) TECHNOLOGY

Photonics Integration in Si P Platform May 27 th Fiber to the Chip

Approaches to the Metrology Challenges for DSA Hole

Lecture 4a. CMOS Fabrication, Layout and Simulation. R. Saleh Dept. of ECE University of British Columbia

EUV. Frits van Hout Executive Vice President & Chief Program Officer. 24 November 2014

Implementation of Automated Equipment Monitoring in a Highly Flexible Semiconductor Production Line. Semicon 2012, Dresden TechARENA

Enabling DFM Flow Peter Rabkin Xilinx, Inc.

3D INTEGRATION, A SMART WAY TO ENHANCE PERFORMANCE. Leti Devices Workshop December 3, 2017

Technology Platform Segmentation

Keynote Speaker. Matt Nowak Senior Director Advanced Technology Qualcomm CDMA Technologies

Unit Growth and New Technology: Defining Factors for Capital Spending in the HDD Industry

TECHFORUM September 2018

Investor Relations 2018 Leader of Single Wafer Deposition

Doug Schramm a, Dale Bowles a, Martin Mastovich b, Paul C. Knutrud b, Anastasia Tyurina b ABSTRACT 1. INTRODUCTION

Photoresist Qualification using Scatterometry CD

Driving the Technology Frontier; Implications on this Cycle Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference

LITHOGRAPHY CHALLENGES FOR LEADING EDGE 3D PACKAGING APPLICATIONS

Development of innovative ALD materials for high density 3D integrated capacitors

Kaufman Brothers 13 th Annual Investor Conference

Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira

Agate. XwinSys. Non-Destructive Inspection and Metrology Analysis for the Semiconductor

Natixis Technology Conference

Monolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.

Integrated Circuit Fabrication

Pushing 193i lithography by Joint optimization of Layout and Lithography

Global and China Semiconductor Equipment Industry Report, Jan. 2014

Bringing 3D Integration to Packaging Mainstream

Maximizing Cost Efficiencies and Productivity for AMOLED Backplane Manufacturing. Elvino da Silveira

I N V E S T O R S P R E S E N T A T I O N

SEMI F Compliance Certificate EPRI PQ Star sm Test Program Certification Date: 10/06/05

Sampling Approaches to Metrology in Semiconductor Manufacturing

City of Dunedin, FL Department of Finance Government Services Center Five Year Cost Comparison 8/4/2010

The world s first industry-led consortium (501.c.6 non-profit) for the manufacturing of advanced smart sensors and integrated devices

Known-Good-Die (KGD) Wafer-Level Packaging (WLP) Inspection Tutorial

3DIC & TSV interconnects

In-situ metrology for pad surface monitoring in CMP

High Throughput Maskless Lithography

Transforming Electronic Interconnect. Tim Olson Founder & CTO Deca Technologies

Technology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing

Physical stuff (20 mins) C2S2 Workshop 7/28/06

Consolidating Architecture Overviews

Renesas recovery; Actual, what was learned and what the industry could do better

More Course Information

EECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration

CLEAN ROOM TECHNOLOGY

Process Control & Inspection, Assembly Programming, Reverse Engineering & Design. Products for the Electronics Industry

High Density, High Reliability Carbon Nanotube NRAM. Thomas Rueckes CTO Nantero

Transcription:

Global Economic Symposium Equipment Market Segmentation Robert Wright July 14, 2000

Equipment Market Segmentation Static Models Equipment capital - Single Fab Product & Technology node breakout 130nm Equipment Market (# of tools) Cost Resource Model Contributions Modeling Assumptions 200mm Equipment Annual equipment capital $: OIC (asic), LEL (mpu), LEM (dram) Equipment Segmentation 300mm Equipment Annual equipment capital $: OIC, LEL, LEM Equipment Segmentation 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 2

130nm 300mm static model (single fab) LEL Fab Equipment Capital Equipment Capital calculation: Required Tools $939,500K Additional Tools $187,900K Installation $169,110K Total Capital $1,296,510K Equipment Group Segmentation Lithography $487M Interconnect $255M Furnace/Implant $ 63M 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 3

Equipment Capital per FAB ($M) Product & Technology Node breakout Scenario A (ITRS) Mature Manufacturing Year 2000 2002 2005 2008 2011 Technology Node (nm) 250 180 130 100 70 LEM 200MM 630 798 820 931 300MM 1,398 1,653 2,007 LEL 200MM 648 735 780 982 300MM 1,297 1,656 1,913 OIC 200MM 548 679 714 920 300MM 1,215 1,553 1,733 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 4

Cost Resource Model contributions Tool Requiremen Fab Total Product Cost Wafer Cost by Tool Group Wafer Tool ID Tools Capital Product Factor Cost Cost Factor $ CMP_Ins(C)_F 2 5,000 130_Cu_33 Tool Depreciation 1,137 Litho_248 Tool Depreciation 403 CMP_Ins_F 2 5,000 130_Cu_33 Tool Maintenance 398 Litho_248 Tool Maintenance 141 CMP_Met 8 20,000 130_Cu_33 Direct Personnel 151 Litho_248 Tool Leasing 0 CMP_Met_F 1 2,500 130_Cu_33 Indirect Personnel 88 Litho_248 Direct Personnel 30 CVD_Ins(C)_F 3 10,500 130_Cu_33 Direct Space 221 Litho_248 Indirect Personnel 15 CVD_Ins 2 7,000 130_Cu_33 Indirect Space 8 Litho_248 Direct Space 44 CVD_Ins_F 1 3,500 130_Cu_33 Direct Material 662 Tool Sum econmod2 Fab Litho_248 Indirect Space 1 CVD_Ins_Thin 5 12,500 130_Cu_33 Indirect Material 278 Category Factor FY01 Litho_248 Direct Material 37 CVD_Met(C)_F 1 4,000 130_Cu_33 Total Wafer Cost 2,943 Capital (K$) Req d Tools 939,500 Litho_248 Indirect Material 27 CVD_MetW(C)_F 1 4,000 Capital (K$) Add l Tools 187,900 Litho_248 Group Total 698 CVD_Met 7 28,000 Capital (K$) Installation 169,110 CMP Tool Depreciation 39 Dry_Etch(A)_F 2 7,000 Capital (K Total 1,296,510 CMP Tool Maintenance 14 Dry_Etch(C)_F 2 7,000 Space Summary econmod2 Fab Expense (K$ Maintenance 90,756 CMP Tool Leasing 0 Dry_Etch 17 59,500 Category Space Type FY01 Expense (K$ Depreciation 259,302 CMP Direct Personnel 10 Dry_Etch_F 4 14,000 Required (Sq Ft) Clean Room 92,980 Expense (K$ Total 350,058 CMP Indirect Personnel 4 Dry_Strip_F 2 2,000 Required (Sq Ft) Non Clean Room 371,920 CMP Direct Space 15 Dry_Strip 1 1,000 Required (Sq Ft) Non Manufacturing 31,200 CMP Indirect Space 0 Dry_Strip_F 1 1,000 Required (Sq Ft) Total 496,100 CMP Direct Material 0 Dry_Strip_F 4 4,000 Specified (Sq Ft) Clean Room 92,980 CMP Indirect Material 33 Electroplate 5 12,500 Specified (Sq Ft) Non Clean Room 371,920 CMP Group Total 116 Furn_FastRmp_F 4 6,000 Specified (Sq Ft) Non Manufacturing 31,200 Etch Tool Depreciation 106 Furn_Nitr 6 9,000 Specified (Sq Ft) Total 496,100 Etch Tool Maintenance 37 Furn_Nitr_F 2 3,000 Occupancy (Sq Ft) Clean Room 16,272 Etch Tool Leasing 0 Furn_OxAn 8 12,000 Occupancy (Sq Ft) Non Clean Room 18,596 Etch Direct Personnel 12 Furn_OxAn_F 1 1,500 Occupancy (Sq Ft) Non Manufacturing 1,560 Etch Indirect Personnel 9 Furn_Poly_F 2 3,000 Occupancy (K$) Total 36,428 Etch Direct Space 24 Furn_TEOS_F 2 3,000 Capital (K$) Building 395,976 Etch Indirect Space 1 Implant_HiE_F 1 4,000 Depreciation (K$) Building 15,839 Etch Direct Material 0 Implant_LoE_F 3 9,000 Etch Indirect Material 39 Insp_PLY 7 24,500 Etch Group Total 228 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 5

Wafer Cost $ Product & Technology Node breakout Mature Manufacturing Year 2000 2002 2005 2008 2011 Technology Node (nm) 250 180 130 100 70 LEM 200MM 1,331 1,647 1,682 1,888 300MM 3,008 3,418 3,956 LEL 200MM 1,395 1,564 1,682 2,070 300MM 2,943 3,562 3,998 OIC 200MM 1,404 1,690 1,847 2,447 300MM 2,963 3,677 4,077 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 6

Fab Equipment Demand 130nm LEL Scenario A 2002 2003 2004 2005 2006 2007 NEW Fabs 3.5 5.0 5.9 5.5 7.6 1.7 UPGRADE 0.0 0.0 0.0 0.0 0.0 0.0 UPGRADE 2 0.0 0.0 0.0 0.0 0.0 0.0 130_Cu_33 Capital Expense per year 4,549,640 6,423,129 7,680,562 7,149,038 9,798,234 2,196,956 Tool Requirements Tools by Cumulative Tool ID FAB Capital CMP_Ins(C)_F 2 5000 7.0 9.9 11.8 11.0 15.1 3.4 CMP_Ins_F 2 5000 7.0 9.9 11.8 11.0 15.1 3.4 CMP_Met 8 20000 28.1 39.6 47.4 44.1 60.5 13.6 CMP_Met_F 1 2500 3.5 5.0 5.9 5.5 7.6 1.7 CVD_Ins(C)_F 3 10500 10.5 14.9 17.8 16.5 22.7 5.1 CVD_Ins 2 7000 7.0 9.9 11.8 11.0 15.1 3.4 CVD_Ins_F 1 3500 3.5 5.0 5.9 5.5 7.6 1.7 CVD_Ins_Thin 5 12500 17.5 24.8 29.6 27.6 37.8 8.5 CVD_Met(C)_F 1 4000 3.5 5.0 5.9 5.5 7.6 1.7 CVD_MetW(C)_F 1 4000 3.5 5.0 5.9 5.5 7.6 1.7 CVD_Met 7 28000 24.6 34.7 41.5 38.6 52.9 11.9 Dry_Etch(A)_F 2 7000 7.0 9.9 11.8 11.0 15.1 3.4 Dry_Etch(C)_F 2 7000 7.0 9.9 11.8 11.0 15.1 3.4 Dry_Etch 17 59500 59.7 84.2 100.7 93.7 128.5 28.8 Dry_Etch_F 4 14000 14.0 19.8 23.7 22.1 30.2 6.8 Dry_Strip_F 2 2000 7.0 9.9 11.8 11.0 15.1 3.4 Dry_Strip 1 1000 3.5 5.0 5.9 5.5 7.6 1.7 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 7

130nm 300mm LEL Scenario A Equipment Market Segmentation Tool Demand - All Fabs 450 400 350 300 250 200 150 100 50 0 2002 2003 2004 2005 2006 2007 Time CMP CVD Etch/Strip Electroplate Furnace Implant Inspect Lithography LowK_Track Measure RTP 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 8

Process Complexity Node, nm Logic product 250 180 130 100 70 Interconnect - Technology Al Cu / oxide Cu / low k Cu / low k Cu / low k - # of levels 5 6 7 8 9 # mask levels - FEOL 9 9 9 11 11 - Interconnect 10 12 14 16 18 # mask levels - I-Line 17 12 12 14 14 - DUV 248 2 9 11 6 - DUV 193 7 10 - DUV 157 5 # mask levels - Total 19 21 23 27 29 - % increase 11% 10% 17% 7% 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 9

Lithography Model Assumptions Tool Purchase Cost ($M) Tool Throughput 200mm 300mm 200mm 300mm 157 14 55 35 193 9 11 55 35 248 8 9.5 55 35 I-Line 6 7 60 40 Mask Purchase Cost ($K) Modeled tpt is degraded Mask Life (Wafers per Mask) 157 Critical 40 LEL 4,000 157 Binary 30 OIC 750 193 Critical 28 LEM 10,000 193 Binary 18 248 Critical 17 248 Binary 11 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 10

200mm Equipment Capital Scenario A All Products New & Upgrades 40,000 Equipment Capital ($M) 35,000 30,000 25,000 20,000 15,000 10,000 5,000 0 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 Time 250nm 180nm 130nm 100nm 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 11

200mm Equipment Market, Capital $ Scenario A, 130nm LEL Year 2003 (Degraded Case-Litho) 6% CVD / PVD Etch / Strip 2% 41% Furnace/RTP 6% Implant Inspection 12% 1% Lithography LowK Track 21% 6% 4% 1% Measure Test Wet Clean 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 12

200mm Equipment Capital Scenario B All Products New & Upgrades Equipment Capital ($M) 40,000 35,000 30,000 25,000 20,000 15,000 10,000 5,000 0 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 Time 250nm 180nm 130nm 100nm 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 13

300mm Equipment Capital by year ($M) Scenario A 2002 2003 2004 2005 2006 2007 node (nm) LEL 130 4,550 6,423 7,681 7,149 9,798 2,197 100 - - - 14,647 21,245 22,685 LEM 130 6,758 9,938 9,667 3,294 5,095-100 - - - 19,754 29,831 22,598 OIC 130 - - 2,252 1,784 5,366 6,918 100 - - - - - 6,693 Total 11,308 16,362 19,600 46,628 71,335 61,091 Equipment ($M) 80,000 70,000 60,000 50,000 40,000 30,000 20,000 10,000 0 2002 2003 2004 2005 2006 2007 OIC 100 OIC 130 LEM 100 LEM 130 LEL 100 LEL 130 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 14

300mm Equipment Market, Capital $ Scenario A, 130nm LEL Year 2005 (Degraded Case-Litho) CVD / PVD 4% 1% 5% 52% Etch / Strip Furnace/RTP Implant Inspection Lithography 10% 16% 6% 1% 3% 2% LowK Track Measure Test Wet Clean 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 15

300mm Equipment Market, Capital $ Scenario A, 130nm LEL Year 2005 (Base Case Litho throughput) CVD / PVD 16% 8% 2% 6% 24% Etch / Strip Furnace/RTP Implant Inspection Lithography 26% 9% 2% 4% 3% LowK Track Measure Test Wet Clean 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 16

300mm Equipment Capital by year ($M) Scenario B 100,000 90,000 Equipment Capital ($M) 80,000 70,000 60,000 50,000 40,000 30,000 20,000 10,000-2001 2002 2003 2004 2005 2006 2007 OIC 70 OIC 100 OIC 130 LEM 70 LEM 100 LEM 130 LEL 70 LEL 100 LEL 130 Time 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 17

300mm Equipment Market, Capital $ Scenario B, 130nm Year 2005 (Degraded Case-Litho) 100% Clean Test % of Capital by Tool Group 80% 60% 40% 20% 0% LEL LEM OIC Product RTP PVD Metrology LowK_Track Lithography Inspect Implant Furnace Electroplate Etch / Strip CVD CMP 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 18

Summary Analysis limited to time period of 1997-2007 Some trends are not fully developed during this range Cost Resource Model provides the capability to create equipment profiles in a static environment Dynamic simulation is needed to model factory effects over time The Segmentation Model provides new equipment requirements and markets for multiple technology nodes, products and wafer sizes. 07/19/2000 5:09 PM j:\stndpres\template\intst.ppt - 19