A graphical method of simplifying logic

Similar documents
Combinational Logic Circuits

A B AB CD Objectives:

Module -7. Karnaugh Maps

Chapter 2. Boolean Expressions:

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

3.3 Hardware Karnaugh Maps

Chapter 2 Combinational Logic Circuits

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

ENGIN 112 Intro to Electrical and Computer Engineering

Boolean Analysis of Logic Circuits

Unit-IV Boolean Algebra

DKT 122/3 DIGITAL SYSTEM 1

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Simplification of Boolean Functions

EEE130 Digital Electronics I Lecture #4_1

Summary. Boolean Addition

Experiment 3: Logic Simplification

Digital Logic Design (3)

4 KARNAUGH MAP MINIMIZATION

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Experiment 4 Boolean Functions Implementation

Chapter 3. Gate-Level Minimization. Outlines

Combinational Logic Circuits Part III -Theoretical Foundations

Simplification of Boolean Functions

SEE1223: Digital Electronics

Review: Standard forms of expressions

Combinational Circuits Digital Logic (Materials taken primarily from:

Ch. 5 : Boolean Algebra &

X Y Z F=X+Y+Z

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Gate Level Minimization

Chapter 3. Boolean Algebra and Digital Logic

Chapter 6. Logic Design Optimization Chapter 6

Digital Logic Lecture 7 Gate Level Minimization

Gate Level Minimization Map Method

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational

IT 201 Digital System Design Module II Notes

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

CprE 281: Digital Logic

Specifying logic functions

MODULE 5 - COMBINATIONAL LOGIC

ENGIN 112. Intro to Electrical and Computer Engineering

Boolean Function Simplification

2.6 BOOLEAN FUNCTIONS

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Combinational Digital Design. Laboratory Manual. Experiment #3. Boolean Algebra Continued

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

CS470: Computer Architecture. AMD Quad Core

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Chapter 3 Simplification of Boolean functions

Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

UNIT II. Circuit minimization

Chapter 2 Part 5 Combinational Logic Circuits

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

University of Technology

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Combinational Logic Circuits

Digital Logic Design (CEN-120) (3+1)

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

5. Minimizing Circuits

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Simplification of two-level combinational logic

Learning Objectives: Topic Karnaugh Maps. At the end of this topic you will be able to;

Computer Engineering Chapter 3 Boolean Algebra

Combinational Logic Worksheet

Lecture 5. Chapter 2: Sections 4-7

Chapter 3 Boolean Algebra

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

Gate-Level Minimization

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

1. Boolean algebra. [6] 2. Constructing a circuit. [4] 3. Number representation [4] 4. Adders [4] 5. ALU [2] 6. Software [4]

Synthesis of combinational logic


PART 1. Simplification Using Boolean Algebra

Properties of a Function s Graph

QUESTION BANK FOR TEST

Programmable Logic Devices

User s Manual. Ronwaldo A. Collado Diosdado Y. Tejoso Jr. CMSC 130 Logistic Design and Digital Computer Circuits Second Semester, A. Y.

Gate-Level Minimization

ELCT201: DIGITAL LOGIC DESIGN

Synthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1

ELCT201: DIGITAL LOGIC DESIGN

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

Circuit analysis summary

Section 001. Read this before starting!

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

CMPE223/CMSE222 Digital Logic

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

TWO-LEVEL COMBINATIONAL LOGIC

PROGRAMMABLE LOGIC DEVICES

Transcription:

4-5 Karnaugh Map Method A graphical method of simplifying logic equations or truth tables. Also called a K map. Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables. 109 4-5 Karnaugh Map Method The truth table values are placed in the K map as shown in figure 4-11. Adjacent K map square differ in only one variable both horizontally and vertically. The pattern from top to bottom and left to right must be in the form AB, AB, AB, AB A SOP expression can be obtained by ORing all squares that contain a 1. 110 1

Karnaugh maps and truth tables for (a) two, (b) three, and (c) four variables. The K map shows the output value for each input combination same as truth table. The K map squares are labeled so that horizontally adjacent squares differ only in one variable. Think of the table as top being wrapped around to touch the bottom, same for left and right columns. Top-to-bottom labeling: AB, AB, AB, AB, same for left to-right. SoP by ORing squares that has a 1. 111 4-5 Karnaugh Map Method - Looping Looping adjacent groups of 2, 4, or 8 1s will result in further simplification. When the largest possible groups have been looped, only the common terms are placed in the final expression. Looping may also be wrapped between top, bottom, and sides. 112 2

Examples of looping pairs of adjacent two 1s (pairs). Looping: combining the squares that contain 1s to simplify the circuit. Looping Groups of Two: Figure (a) two terms has A in both normal and complement form while B & C remain unchanged, X = BC. Same principle applies to figure (b), ( c), and (d). Looping a pair of adjacent 1s in a K map eliminates the variable that appears in complemented and un-complemented form. 113 Examples of looping groups of fours 1s (quads). Looping Groups of Four: a group of four squares adjacent containing 1s. Figure (a) four terms has 1 adjacent vertically, when grouped, the resultant contains only the variable that do not change, in this case x=c. Same principle applies to figure (b), ( c), (d), and (e). Looping a quad of adjacent 1s in a K map eliminates the two variables that appear in both complemented and un-complemented form. 114 3

Examples of looping groups of eight 1s (octets). Looping Groups of eight: a group of eight squares adjacent containing 1s. Figure (a) eight terms has 1, when grouped, the resultant contains only the variable that do not change, in this case x=b. Same principle applies to figure (b), ( c), (d), and (e). Looping an octet of adjacent 1s in a K map eliminates the three variables that appear in both complemented and un-complemented form. 115 4-5 Karnaugh Map Method Complete K map simplification process When a variable appears in both complemented and un- complemented form within a loop, that variable is eliminated from the expression. Variables that are the same for all squares of the loop must appear in the final expression. A larger loop of 1s eliminates more variables, loop of two eliminates 1, loop of 4 eliminates 2, loop of 8 eliminates 3 variables. K-Map process to simplify a Boolean expression: Construct the K map, place 1s as indicated in the truth table. Loop 1s that are not adjacent to any other 1s. Loop 1s that are in pairs, only adjacent to only one other 1. Loop 1s in octets even if they have already been looped. Loop quads that have one or more 1s not already looped. Loop any pairs necessary to include 1 st not already looped. Form the OR sum of terms generated by each loop. 116 4

Examples 4-10 to 4-12 Assuming K map was obtained from problem truth table Figure (a) Square 4, group of 11, 15, group of 6,7,10,11. Figure (b): (3,7), (5,6,9,10), (5,6,7,8) Figure (c): (9,10), (2,6), (7,8), (11,15) 117 The same K map with two equally good solutions. Both expressions are of the same complexity, so neither is better than the other 118 5