Lecture: Interconnection Networks. Topics: TM wrap-up, routing, deadlock, flow control, virtual channels

Similar documents
Lecture: Transactional Memory, Networks. Topics: TM implementations, on-chip networks

Lecture 12: Interconnection Networks. Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E)

Lecture 24: Interconnection Networks. Topics: topologies, routing, deadlocks, flow control

Lecture 12: Interconnection Networks. Topics: dimension/arity, routing, deadlock, flow control

Lecture 15: PCM, Networks. Today: PCM wrap-up, projects discussion, on-chip networks background

Lecture: Interconnection Networks

Lecture 16: On-Chip Networks. Topics: Cache networks, NoC basics

Lecture 13: Interconnection Networks. Topics: lots of background, recent innovations for power and performance

Lecture 14: Large Cache Design III. Topics: Replacement policies, associativity, cache networks, networking basics

Lecture 25: Interconnection Networks, Disks. Topics: flow control, router microarchitecture, RAID

Lecture 3: Flow-Control

Advanced Computer Networks. Flow Control

Routing Algorithm. How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus)

Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies. Admin

Deadlock and Router Micro-Architecture

NOC Deadlock and Livelock

Advanced Computer Networks. Flow Control

Interconnection topologies (cont.) [ ] In meshes and hypercubes, the average distance increases with the dth root of N.

Lecture: Networks, Disks, Datacenters, GPUs. Topics: networks wrap-up, disks and reliability, datacenters, GPU intro (Sections

Basic Low Level Concepts

Deadlock and Livelock. Maurizio Palesi

TDT Appendix E Interconnection Networks

Flow Control can be viewed as a problem of

Interconnection Networks: Flow Control. Prof. Natalie Enright Jerger

Interconnection Networks

EECS 570. Lecture 19 Interconnects: Flow Control. Winter 2018 Subhankar Pal

Recall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms

ECE 669 Parallel Computer Architecture

Interconnection Networks

Routing Algorithms. Review

Lecture: Transactional Memory. Topics: TM implementations

EE 382C Interconnection Networks

Lecture 23: Router Design

Lecture 21: Transactional Memory. Topics: Hardware TM basics, different implementations

Interconnection Networks: Routing. Prof. Natalie Enright Jerger

Packet Switch Architecture

Packet Switch Architecture

4. Networks. in parallel computers. Advances in Computer Architecture

NOW Handout Page 1. Outline. Networks: Routing and Design. Routing. Routing Mechanism. Routing Mechanism (cont) Properties of Routing Algorithms

Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers

Lecture 18: Communication Models and Architectures: Interconnection Networks

Interconnection Networks

Lecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University

Deadlock: Part II. Reading Assignment. Deadlock: A Closer Look. Types of Deadlock

Lecture 7: Flow Control - I

Adaptive Routing. Claudio Brunelli Adaptive Routing Institute of Digital and Computer Systems / TKT-9636

Generic Methodologies for Deadlock-Free Routing

Switching/Flow Control Overview. Interconnection Networks: Flow Control and Microarchitecture. Packets. Switching.

Communication Performance in Network-on-Chips

Interconnection Network

Thomas Moscibroda Microsoft Research. Onur Mutlu CMU

ES1 An Introduction to On-chip Networks

EE 6900: Interconnection Networks for HPC Systems Fall 2016

This Lecture. BUS Computer Facilities Network Management. Switching Network. Simple Switching Network

Deadlock. Reading. Ensuring Packet Delivery. Overview: The Problem

18-740/640 Computer Architecture Lecture 16: Interconnection Networks. Prof. Onur Mutlu Carnegie Mellon University Fall 2015, 11/4/2015

Lecture 22: Router Design

Synchronized Progress in Interconnection Networks (SPIN) : A new theory for deadlock freedom

Network on Chip Architecture: An Overview

Routing Algorithms, Process Model for Quality of Services (QoS) and Architectures for Two-Dimensional 4 4 Mesh Topology Network-on-Chip

Deadlock-free XY-YX router for on-chip interconnection network

CONGESTION AWARE ADAPTIVE ROUTING FOR NETWORK-ON-CHIP COMMUNICATION. Stephen Chui Bachelor of Engineering Ryerson University, 2012.

Switching / Forwarding

EC 513 Computer Architecture

NOC: Networks on Chip SoC Interconnection Structures

Outline: Connecting Many Computers

EECS 570 Final Exam - SOLUTIONS Winter 2015

Multicomputer distributed system LECTURE 8

Data Link Layer. Our goals: understand principles behind data link layer services: instantiation and implementation of various link layer technologies

Prediction Router: Yet another low-latency on-chip router architecture

Quest for High-Performance Bufferless NoCs with Single-Cycle Express Paths and Self-Learning Throttling

Interconnect Technology and Computational Speed

EECS 578 Interconnect Mini-project

Lecture 28: Networks & Interconnect Architectural Issues Professor Randy H. Katz Computer Science 252 Spring 1996

From Routing to Traffic Engineering

A More Sophisticated Snooping-Based Multi-Processor

in Oblivious Routing

SIGNET: NETWORK-ON-CHIP FILTERING FOR COARSE VECTOR DIRECTORIES. Natalie Enright Jerger University of Toronto

Routing and Deadlock

Extended Junction Based Source Routing Technique for Large Mesh Topology Network on Chip Platforms

Lecture 7. Network Layer. Network Layer 1-1

EE/CSCI 451: Parallel and Distributed Computation

Module 17: "Interconnection Networks" Lecture 37: "Introduction to Routers" Interconnection Networks. Fundamentals. Latency and bandwidth

A Hybrid Interconnection Network for Integrated Communication Services

Connection-oriented Multicasting in Wormhole-switched Networks on Chip

JUNCTION BASED ROUTING: A NOVEL TECHNIQUE FOR LARGE NETWORK ON CHIP PLATFORMS

Express Virtual Channels: Towards the Ideal Interconnection Fabric

Understanding the Routing Requirements for FPGA Array Computing Platform. Hayden So EE228a Project Presentation Dec 2 nd, 2003

Fault-Tolerant Routing in Fault Blocks. Planarly Constructed. Dong Xiang, Jia-Guang Sun, Jie. and Krishnaiyan Thulasiraman. Abstract.

MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect

EE482, Spring 1999 Research Paper Report. Deadlock Recovery Schemes

Evaluating Bufferless Flow Control for On-Chip Networks

A thesis presented to. the faculty of. In partial fulfillment. of the requirements for the degree. Master of Science. Yixuan Zhang.

OASIS NoC Architecture Design in Verilog HDL Technical Report: TR OASIS

Parallel Computer Architecture II

EEC-484/584 Computer Networks

A VERIOG-HDL IMPLEMENTATION OF VIRTUAL CHANNELS IN A NETWORK-ON-CHIP ROUTER. A Thesis SUNGHO PARK

Architecture or Parallel Computers CSC / ECE 506

Under the Hood, Part 1: Implementing Message Passing

Interconnection Network Project EE482 Advanced Computer Organization May 28, 1999

Transcription:

Lecture: Interconnection Networks Topics: TM wrap-up, routing, deadlock, flow control, virtual channels 1

TM wrap-up Eager versioning: create a log of old values Handling problematic situations with a golden token Multiple commercial examples: Sun Rock, AMD ASF, IBM BG/Q, Intel Haswell Examples of deadlock, livelock, starvation 2

Network Topology Examples Grid Torus Hypercube 3

Routing Deterministic routing: given the source and destination, there exists a unique route Adaptive routing: a switch may alter the route in order to deal with unexpected events (faults, congestion) more complexity in the router vs. potentially better performance Example of deterministic routing: dimension order routing: send packet along first dimension until destination co-ord (in that dimension) is reached, then next dimension, etc. 4

Deadlock Deadlock happens when there is a cycle of resource dependencies a process holds on to a resource (A) and attempts to acquire another resource (B) A is not relinquished until B is acquired 5

Deadlock Example 4-way switch Input ports Output ports Packets of message 1 Packets of message 2 Packets of message 3 Packets of message 4 Each message is attempting to make a left turn it must acquire an output port, while still holding on to a series of input and output ports 6

Deadlock-Free Proofs Number edges and show that all routes will traverse edges in increasing (or decreasing) order therefore, it will be impossible to have cyclic dependencies Example: k-ary 2-d array with dimension routing: first route along x-dimension, then along y 17 18 19 1 2 3 2 1 0 18 1 2 3 2 1 0 17 1 2 3 2 1 0 16 1 2 3 2 1 0 7

Breaking Deadlock Consider the eight possible turns in a 2-d array (note that turns lead to cycles) By preventing just two turns, cycles can be eliminated Dimension-order routing disallows four turns Helps avoid deadlock even in adaptive routing West-First North-Last Negative-First Can allow deadlocks 8

Packets/Flits A message is broken into multiple packets (each packet has header information that allows the receiver to re-construct the original message) A packet may itself be broken into flits flits do not contain additional headers Two packets can follow different paths to the destination Flits are always ordered and follow the same path Such an architecture allows the use of a large packet size (low header overhead) and yet allows fine-grained resource allocation on a per-flit basis 9

Flow Control The routing of a message requires allocation of various resources: the channel (or link), buffers, control state Bufferless: flits are dropped if there is contention for a link, NACKs are sent back, and the original sender has to re-transmit the packet Circuit switching: a request is first sent to reserve the channels, the request may be held at an intermediate router until the channel is available (hence, not truly bufferless), ACKs are sent back, and subsequent packets/flits are routed with little effort (good for bulk transfers) 10

Channel Channel Buffered Flow Control A buffer between two channels decouples the resource allocation for each channel Packet-buffer flow control: channels and buffers are allocated per packet H B B B T Store-and-forward Cut-through 0 1 2 3 0 1 2 3 H B B B T H B B B T H B B B T Time-Space diagrams H B B B T H B B B T 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Cycle Wormhole routing: same as cut-through, but buffers in each router are allocated on a per-flit basis, not per-packet 11

Virtual Channels Buffers channel Buffers Flits do not carry headers. Once a packet starts going over a channel, another packet cannot cut in (else, the receiving buffer will confuse the flits of the two packets). If the packet is stalled, other packets can t use the channel. With virtual channels, the flit can be received into one of N buffers. This allows N packets to be in transit over a given physical channel. The packet must carry an ID to indicate its virtual channel. Buffers Buffers Physical channel Buffers Buffers 12

Example Wormhole: Node-0 A is going from Node-1 to Node-4; B is going from Node-0 to Node-5 Node-1 A Virtual channel: B idle B idle Node-2 Node-3 Node-4 Node-5 (blocked, no free VCs/buffers) Node-0 Traffic Analogy: B is trying to make a left turn; A is trying to go straight; there is no left-only lane with wormhole, but there is one with VC Node-1 A B A B A Node-2 Node-3 Node-4 Node-5 (blocked, no free VCs/buffers) 13

Virtual Channel Flow Control Incoming flits are placed in buffers For this flit to jump to the next router, it must acquire three resources: A free virtual channel on its intended hop We know that a virtual channel is free when the tail flit goes through Free buffer entries for that virtual channel This is determined with credit or on/off management A free cycle on the physical channel Competition among the packets that share a physical channel 14

Buffer Management Credit-based: keep track of the number of free buffers in the downstream node; the downstream node sends back signals to increment the count when a buffer is freed; need enough buffers to hide the round-trip latency On/Off: the upstream node sends back a signal when its buffers are close to being full reduces upstream signaling and counters, but can waste buffer space 15

Deadlock Avoidance with VCs VCs provide another way to number the links such that a route always uses ascending link numbers 17 18 19 2 1 0 18 1 2 3 2 1 0 17 1 2 3 2 1 0 16 1 2 3 2 1 0 117 118 119 102 101 100 118 117 101 102 103 Alternatively, use West-first routing on the 1 st plane and cross over to the 2 nd plane in case you need to go West again (the 2 nd plane uses North-last, for example) 116 202 201 200 217 218 218 217 201 202 203 219 216 16

Title Bullet 17