Parallel Programming Basics

Similar documents
Parallel Programming Basics

Performance Optimization Part II: Locality, Communication, and Contention

Parallelization of an Example Program

ECE7660 Parallel Computer Architecture. Perspective on Parallel Programming

Simulating ocean currents

Lecture 2: Parallel Programs. Topics: consistency, parallel applications, parallelization process

--Introduction to Culler et al. s Chapter 2, beginning 192 pages on software

Parallel Programming Models

Parallelization Principles. Sathish Vadhiyar

Parallel Programming Models & Their Corresponding HW/SW Implementations

Lecture 13: Memory Consistency. + a Course-So-Far Review. Parallel Computer Architecture and Programming CMU , Spring 2013

Lect. 2: Types of Parallelism

Parallel Programming Case Studies

Parallel Programming Case Studies

Parallel Programming Abstractions

Review: Creating a Parallel Program. Programming for Performance

Parallel Programming Case Studies

ECE453: Advanced Computer Architecture II Homework 1

Parallel Programming Abstractions

(and their corresponding HW/SW implementations)

Lecture 26: Multiprocessors. Today s topics: Synchronization Consistency Shared memory vs message-passing

Lecture 13: Memory Consistency. + Course-So-Far Review. Parallel Computer Architecture and Programming CMU /15-618, Spring 2014

Lecture 26: Multiprocessors. Today s topics: Directory-based coherence Synchronization Consistency Shared memory vs message-passing

Lecture 10. Shared memory programming

Lecture 27: Pot-Pourri. Today s topics: Shared memory vs message-passing Simultaneous multi-threading (SMT) GPUs Disks and reliability

Performance Optimization Part II: Locality, Communication, and Contention

Performance Optimization Part 1: Work Distribution and Scheduling

Parallel Computer Architecture and Programming Written Assignment 3

An Introduction to Parallel Programming

Lecture 27: Multiprocessors. Today s topics: Shared memory vs message-passing Simultaneous multi-threading (SMT) GPUs

Introduction to Parallel Programming For Real-Time Graphics (CPU + GPU)

Cache Coherence. CMU : Parallel Computer Architecture and Programming (Spring 2012)

CMU /618: Exam 1 Practice Exercises

Lecture 18: Shared-Memory Multiprocessors. Topics: coherence protocols for symmetric shared-memory multiprocessors (Sections

CS 31: Introduction to Computer Systems : Threads & Synchronization April 16-18, 2019

Multiprocessors and Thread Level Parallelism Chapter 4, Appendix H CS448. The Greed for Speed

Lecture 1: Introduction

Performance Optimization Part 1: Work Distribution and Scheduling

Shared Memory Programming. Parallel Programming Overview

Module 4: Parallel Programming: Shared Memory and Message Passing Lecture 7: Examples of Shared Memory and Message Passing Programming

CSCI-1200 Data Structures Fall 2009 Lecture 25 Concurrency & Asynchronous Computing

Lecture 17: Multiprocessors. Topics: multiprocessor intro and taxonomy, symmetric shared-memory multiprocessors (Sections )

High Performance Computing Lecture 41. Matthew Jacob Indian Institute of Science

Introduction to Parallel Computing

CMSC Computer Architecture Lecture 12: Multi-Core. Prof. Yanjing Li University of Chicago

Introduction to parallel computing. Seminar Organization

Lecture 13: Memory Consistency. + Course-So-Far Review. Parallel Computer Architecture and Programming CMU /15-618, Spring 2015

ECE 259 / CPS 221 Advanced Computer Architecture II (Parallel Computer Architecture) Parallel Programming

Advanced Computer Architecture

Workloads Programmierung Paralleler und Verteilter Systeme (PPV)

High Performance Computing. Introduction to Parallel Computing

Cloud Computing CS

CS4961 Parallel Programming. Lecture 2: Introduction to Parallel Algorithms 8/31/10. Mary Hall August 26, Homework 1, cont.

GPU Programming. Parallel Patterns. Miaoqing Huang University of Arkansas 1 / 102

Lecture 10 Midterm review

wget

Introduction to parallel Computing

Problem 1. (15 points):

Flynn's Classification

Parallel Programming. March 15,

Snooping-Based Cache Coherence

EE382N (20): Computer Architecture - Parallelism and Locality Spring 2015 Lecture 14 Parallelism in Software I

Introduction to Parallel Programming Models

Advanced Computer Architecture Lab 3 Scalability of the Gauss-Seidel Algorithm

An Efficient CUDA Implementation of a Tree-Based N-Body Algorithm. Martin Burtscher Department of Computer Science Texas State University-San Marcos

Lecture 14: Mixed MPI-OpenMP programming. Lecture 14: Mixed MPI-OpenMP programming p. 1

Lecture 6. Programming with Message Passing Message Passing Interface (MPI)

Distributed Systems CS /640

Lecture 13: Memory Consistency. + course-so-far review (if time) Parallel Computer Architecture and Programming CMU /15-618, Spring 2017

Parallel Programming Principle and Practice. Lecture 9 Introduction to GPGPUs and CUDA Programming Model

Lecture 27 Programming parallel hardware" Suggested reading:" (see next slide)"

Designing Parallel Programs. This review was developed from Introduction to Parallel Computing

Serial. Parallel. CIT 668: System Architecture 2/14/2011. Topics. Serial and Parallel Computation. Parallel Computing

Under the Hood, Part 1: Implementing Message Passing

6.189 IAP Lecture 5. Parallel Programming Concepts. Dr. Rodric Rabbah, IBM IAP 2007 MIT

Multiprocessors at Earth This lecture: How do we program such computers?

Lecture 16: Recapitulations. Lecture 16: Recapitulations p. 1

Parallel Programming: Background Information

Parallel Programming: Background Information

CS4961 Parallel Programming. Lecture 4: Data and Task Parallelism 9/3/09. Administrative. Mary Hall September 3, Going over Homework 1

What is a parallel computer?

CSE 153 Design of Operating Systems

Agenda Process Concept Process Scheduling Operations on Processes Interprocess Communication 3.2

Warm-up question (CS 261 review) What is the primary difference between processes and threads from a developer s perspective?

Portland State University ECE 588/688. Graphics Processors

High Performance Computing on GPUs using NVIDIA CUDA

Lecture 10: Cache Coherence: Part I. Parallel Computer Architecture and Programming CMU /15-618, Spring 2015

CMU /618 Exam 2 Practice Problems

Parallelizing Graphics Pipeline Execution (+ Basics of Characterizing a Rendering Workload)

CS/CoE 1541 Final exam (Fall 2017). This is the cumulative final exam given in the Fall of Question 1 (12 points): was on Chapter 4

A common scenario... Most of us have probably been here. Where did my performance go? It disappeared into overheads...

Under the Hood, Part 1: Implementing Message Passing

Introduction to Parallel Computing. CPS 5401 Fall 2014 Shirley Moore, Instructor October 13, 2014

Programming as Successive Refinement. Partitioning for Performance

Problem 1. (10 points):

Parallel Programs. EECC756 - Shaaban. Parallel Random-Access Machine (PRAM) Example: Asynchronous Matrix Vector Product on a Ring

CMSC 714 Lecture 6 MPI vs. OpenMP and OpenACC. Guest Lecturer: Sukhyun Song (original slides by Alan Sussman)

A common scenario... Most of us have probably been here. Where did my performance go? It disappeared into overheads...

CSE 120 Principles of Operating Systems

Computer Architecture Lecture 27: Multiprocessors. Prof. Onur Mutlu Carnegie Mellon University Spring 2015, 4/6/2015

Transcription:

Lecture 4: Parallel Programming Basics Parallel Computer Architecture and Programming CMU 15-418/15-618, Fall 2017 1

Review: 3 parallel programming models Shared address space - Communication is unstructured, implicit in loads and stores - Natural way of programming, but can shoot yourself in the foot easily - Program might be correct, but not perform well Message passing - Structure all communication as messages - Often harder to get first correct program than shared address space - Structure often helpful in getting to first correct, scalable program Data parallel - Structure computation as a big map over a collection - Assumes a shared address space from which to load inputs/store results, but model severely limits communication between iterations of the map (goal: preserve independent processing of iterations) - Modern embodiments encourage, but don t enforce, this structure CMU 15-418/618, Fall 2016

Modern practice: mixed programming models Use shared address space programming within a multi-core node of a cluster, use message passing between nodes - Very, very common in practice - Use convenience of shared address space where it can be implemented efficiently (within a node), require explicit communication elsewhere Data-parallel-ish programming models support shared-memory style synchronization primitives in kernels - Permit limited forms of inter-iteration communication (e.g., CUDA, OpenCL) In a future lecture CUDA/OpenCL use data-parallel model to scale to many cores, but adopt shared-address space model allowing threads running on the same core to communicate. CMU 15-418/618, Fall 2016

Examples of applications to parallelize 4

Simulating of ocean currents Discretize 3D ocean volume into slices represented as 2D grids Discretize time evolution of ocean: t High accuracy simulation requires small t and high resolution grids Figure credit: Culler, Singh, and Gupta CMU 15-418/618, Spring 2016

Where are the dependencies? Dependencies in one time step of ocean simulation Boxes correspond to computations on grids Lines express dependencies between computations on grids The grid solver example corresponds to these parts of the application Parallelism within a grid (data-parallelism) and across operations on the different grids. The implementation only leverages data-parallelism (for simplicity) Figure credit: Culler, Singh, and Gupta CMU 15-418/618, Spring 2016

Galaxy evolution Barnes-Hut algorithm (treat as single mass) (treat as single mass) Represent galaxy as a collection of N particles (think: particle = star) Compute forces on each particle due to gravity - Naive algorithm is O(N 2 ) all particles interact with all others (gravity has infinite extent) - Magnitude of gravitational force falls off with distance (so algorithms approximate forces from far away stars to gain performance) - Result is an O(NlgN) algorithm for computing gravitational forces between all stars CMU 15-418/618, Spring 2016

Barnes-Hut tree L D Spatial Domain Quad-Tree Representation of Bodies Leaf nodes are star particles Interior nodes store center of mass + aggregate mass of all child bodies To compute forces on each body, traverse tree... accumulating forces from all other bodies - Compute forces using aggregate interior node if L/D < ϴ, else descend to children Expected number of nodes touched ~ lg N / ϴ 2 CMU 15-418/618, Spring 2016

Creating a parallel program Thought process: 1. Identify work that can be performed in parallel 2. Partition work (and also data associated with the work) 3. Manage data access, communication, and synchronization Recall one of our main goals is speedup * For a fixed computation: Speedup( P processors ) = Time (1 processor) Time (P processors) * Other goals include high efficiency (cost, area, power, etc.) or working on bigger problems than can fit on one machine 9

Creating a parallel program Problem to solve Subproblems (a.k.a. tasks, work to do ) Decomposition Parallel Threads ** ( workers ) Parallel program (communicating threads) Assignment Orchestration Mapping ** I had to pick a term Execution on parallel machine These responsibilities may be assumed by the programmer, by the system (compiler, runtime, hardware), or by both! Adopted from: Culler, Singh, and Gupta 10

Decomposition Break up problem into tasks that can be carried out in parallel - Decomposition need not happen statically - New tasks can be identified as program executes Main idea: create at least enough tasks to keep all execution units on a machine busy Key aspect of decomposition: identifying dependencies (or... a lack of dependencies) 11

Amdahl s Law: dependencies limit maximum speedup due to parallelism You run your favorite sequential program... Let S = the fraction of sequential execution that is inherently sequential (dependencies prevent parallel execution) Then maximum speedup due to parallel execution 1 /S 12

A simple example Consider a two-step computation on a N x N image - Step 1: double brightness of all pixels (independent computation on each grid element) - Step 2: compute average of all pixel values Sequential implementation of program - Both steps take ~ N 2 time, so total time is ~ 2N 2 N Parallelism 1 N 2 N 2 Execution time N 13

First attempt at parallelism (P processors) Strategy: - Step 1: execute in parallel - time for phase 1: N 2 /P - Step 2: execute serially - time for phase 2: N 2 Overall performance: Parallelism P 1 Sequential program N 2 N 2 Execution time Speedup Speedup 2 Parallelism P 1 N 2 /P N 2 Parallel program Execution time 14

Parallelizing step 2 Strategy: - Step 1: execute in parallel - time for phase 1: N 2 /P - Step 2: compute partial sums in parallel, combine results serially - time for phase 2: N 2/ P + P Overall performance: - Speedup overhead: combining the partial sums P N 2 /P N 2 /P P Note: speedup P when N >> P Parallelism 1 Parallel program Execution time 15

Amdahl s law Let S = the fraction of total work that is inherently sequential Max speedup on P processors given by: speedup S=0.01 Max Speedup S=0.05 S=0.1 Processors 16

Decomposition Who is responsible for performing decomposition? - In most cases: the programmer Automatic decomposition of sequential programs continues to be a challenging research problem (very difficult in general case) - Compiler must analyze program, identify dependencies - What if dependencies are data dependent (not known at compile time)? - Researchers have had modest success with simple loop nests - The magic parallelizing compiler for complex, general-purpose code has not yet been achieved 17

Assignment Problem to solve Subproblems (a.k.a. tasks, work to do ) Decomposition Assignment Parallel Threads ** ( workers ) Parallel program (communicating threads) Orchestration Mapping Execution on parallel machine ** I had to pick a term 18

Assignment Assigning tasks to threads ** - Think of tasks as things to do - Think of threads as workers ** I had to pick a term (will explain in a second) Goals: balance workload, reduce communication costs Can be performed statically, or dynamically during execution While programmer often responsible for decomposition, many languages/runtimes take responsibility for assignment. 19

Assignment examples in ISPC export void sinx( uniform int N, uniform int terms, uniform float* x, uniform float* result) { // assumes N % programcount = 0 for (uniform int i=0; i<n; i+=programcount) { int idx = i + programindex; float value = x[idx]; float numer = x[idx] * x[idx] * x[idx]; uniform int denom = 6; // 3! uniform int sign = -1; for (uniform int j=1; j<=terms; j++) { value += sign * numer / denom; numer *= x[idx] * x[idx]; denom *= (2*j+2) * (2*j+3); sign *= -1; result[i] = value; Decomposition of work by loop iteration Programmer-managed assignment: Static assignment Assign iterations to ISPC program instances in interleaved fashion export void sinx( uniform int N, uniform int terms, uniform float* x, uniform float* result) { foreach (i = 0... N) { float value = x[i]; float numer = x[i] * x[i] * x[i]; uniform int denom = 6; // 3! uniform int sign = -1; for (uniform int j=1; j<=terms; j++) { value += sign * numer / denom; numer *= x[i] * x[i]; denom *= (2*j+2) * (2*j+3); sign *= -1; result[i] = value; Decomposition of work by loop iteration foreach construct exposes independent work to system System-manages assignment of iterations (work) to ISPC program instances (abstraction leaves room for dynamic assignment, but current ISPC implementation is static) 20

Static assignment example using pthreads typedef struct { int N, terms; float* x, *result; my_args; void parallel_sinx(int N, int terms, float* x, float* result) { pthread_t thread_id; my_args args; Decomposition of work by loop iteration Programmer-managed assignment: Static assignment Assign iterations to pthreads in blocked fashion (first half of array to spawned thread, second half to main thread) args.n = N/2; args.terms = terms; args.x = x; args.result = result; // launch second thread, do work on first half of array pthread_create(&thread_id, NULL, my_thread_start, &args); // do work on second half of array in main thread sinx(n - args.n, terms, x + args.n, result + args.n); pthread_join(thread_id, NULL); void my_thread_start(void* thread_arg) { my_args* thread_args = (my_args*)thread_arg; sinx(args->n, args->terms, args->x, args->result); // do work 21

Dynamic assignment using ISPC tasks void foo(uniform float* input, uniform float* output, uniform int N) { // create a bunch of tasks launch[100] my_ispc_task(input, output, N); ISPC runtime assign tasks to worker threads List of tasks: Next task ptr task 0 task 1 task 2 task 3 task 4 task 99 Assignment policy: after completing current task, worker thread inspects list and assigns itself the next uncompleted task.... Worker thread 0 Worker thread 1 Worker thread 2 Worker thread 3 22

Orchestration Problem to solve Subproblems (a.k.a. tasks, work to do ) Decomposition Assignment Parallel Threads ** ( workers ) Parallel program (communicating threads) Orchestration Mapping Execution on parallel machine ** I had to pick a term 23

Orchestration Involves: - Structuring communication - Adding synchronization to preserve dependencies if necessary - Organizing data structures in memory - Scheduling tasks Goals: reduce costs of communication/sync, preserve locality of data reference, reduce overhead, etc. Machine details impact many of these decisions - If synchronization is expensive, might use it more sparsely 24

Mapping to hardware Problem to solve Subproblems (a.k.a. tasks, work to do ) Decomposition Assignment Parallel Threads ** ( workers ) Parallel program (communicating threads) Orchestration Mapping Execution on parallel machine ** I had to pick a term 25

Mapping to hardware Mapping threads ( workers ) to hardware execution units Example 1: mapping by the operating system - e.g., map pthread to HW execution context on a CPU core Example 2: mapping by the compiler - Map ISPC program instances to vector instruction lanes Example 3: mapping by the hardware - Map CUDA thread blocks to GPU cores (future lecture) Some interesting mapping decisions: - Place related threads (cooperating threads) on the same processor (maximize locality, data sharing, minimize costs of comm/sync) - Place unrelated threads on the same processor (one might be bandwidth limited and another might be compute limited) to use machine more efficiently 26

Decomposing computation or data? N Often, the reason a problem requires lots of computation (and needs to be parallelized) is that it involves manipulating a lot of data. I ve described the process of parallelizing programs as an act of partitioning computation. Often, it s equally valid to think of partitioning data. (computations go with the data) But there are many computations where the correspondence between work-to-do ( tasks ) and data is less clear. In these cases it s natural to think of partitioning N computation. 27

A parallel programming example 28

A 2D-grid based solver Solve partial differential equation (PDE) on (N+2) x (N+2) grid Iterative solution - Perform Gauss-Seidel sweeps over grid until convergence N A[i,j] = 0.2 * (A[i,j] + A[i,j-1] + A[i-1,j] + A[i,j+1] + A[i+1,j]); N Grid solver example from: Culler, Singh, and Gupta 29

Grid solver algorithm C-like pseudocode for sequential algorithm is provided below const int n; float* A; // assume allocated to grid of N+2 x N+2 elements void solve(float* A) { float diff, prev; bool done = false; while (!done) { // outermost loop: iterations diff = 0.f; for (int i=1; i<n i++) { // iterate over non-border points of grid for (int j=1; j<n; j++) { prev = A[i,j]; A[i,j] = 0.2f * (A[i,j] + A[i,j-1] + A[i-1,j] + A[i,j+1] + A[i+1,j]); diff += fabs(a[i,j] - prev); // compute amount of change if (diff/(n*n) < TOLERANCE) done = true; // quit if converged Grid solver example from: Culler, Singh, and Gupta 30

Step 1: identify dependencies (problem decomposition phase) N Each row element depends on element to left. Each column depends on previous column....... N 31

Step 1: identify dependencies (problem decomposition phase) N There is independent work along the diagonals! Good: parallelism exists!...... N Possible implementation strategy: 1. Partition grid cells on a diagonal into tasks 2. Update values in parallel 3. When complete, move to next diagonal Bad: independent work is hard to exploit Not much parallelism at beginning and end of computation. Frequent synchronization (after completing each diagonal) 32

Let s make life easier on ourselves Idea: improve performance by changing the algorithm to one that is more amenable to parallelism - Change the order grid cell cells are updated - New algorithm iterates to same solution (approximately), but converges to solution differently - Note: floating-point values computed are different, but solution still converges to within error threshold - Yes, we needed domain knowledge of Gauss-Seidel method for solving a linear system to realize this change is permissible for the application 33

New approach: reorder grid cell update via red-black coloring N Update all red cells in parallel When done updating red cells, update all black cells in parallel (respect dependency on red cells) N Repeat until convergence 34

Possible assignments of work to processors Question: Which is better? Does it matter? Answer: it depends on the system this program is running on 35

Consider dependencies (data flow) 1. Perform red update in parallel 2. Wait until all processors done with update 3. Communicate updated red cells to other processors 4. Perform black update in parallel 5. Wait until all processors done with update 6. Communicate updated black cells to other processors 7. Repeat Compute red cells Wait Compute black cells Wait P1 P2 P3 P4 36

Communication resulting from assignment = data that must be sent to P2 each iteration Blocked assignment requires less data to be communicated between processors 37

Data-parallel expression of solver 38

Data-parallel expression of grid solver Note: to simplify pseudocode: just showing red-cell update const int n; float* A = allocate(n+2, n+2)); void solve(float* A) { // allocate grid Assignment:??? bool done = false; float diff = 0.f; while (!done) { for_all (red cells (i,j)) { float prev = A[i,j]; A[i,j] = 0.2f * (A[i-1,j] + A[i,j-1] + A[i,j] + A[i+1,j] + A[i,j+1]); reduceadd(diff, abs(a[i,j] - prev)); if (diff/(n*n) < TOLERANCE) done = true; decomposition: individual grid elements constitute independent work Orchestration: handled by system (builtin communication primitive: reduceadd) Orchestration: handled by system (End of for_all block is implicit wait for all workers before returning to sequential control) Grid solver example from: Culler, Singh, and Gupta 39

Shared address space (with SPMD threads) expression of solver 40

Shared address space expression of solver SPMD execution model Programmer is responsible for synchronization Common synchronization primitives: - Locks (provide mutual exclusion): only one thread in the critical region at a time - Barriers: wait for threads to reach this point Compute red cells Wait Compute black cells Wait P1 P2 P3 P4 41

Shared address space solver (pseudocode in SPMD execution model) int n; // grid size bool done = false; float diff = 0.0; LOCK mylock; BARRIER mybarrier; // allocate grid float* A = allocate(n+2, n+2); void solve(float* A) { int threadid = getthreadid(); int mymin = 1 + (threadid * n / NUM_PROCESSORS); int mymax = mymin + (n / NUM_PROCESSORS) Assume these are global variables (accessible to all threads) Assume solve function is executed by all threads. (SPMD-style) Value of threadid is different for each SPMD instance: use value to compute region of grid to work on while (!done) { diff = 0.f; Each thread computes the rows it is barrier(mybarrier, NUM_PROCESSORS); for (j=mymin to mymax) { responsible for updating for (i = red cells in this row) { float prev = A[i,j]; A[i,j] = 0.2f * (A[i-1,j] + A[i,j-1] + A[i,j] + A[i+1,j], A[i,j+1]); lock(mylock) diff += abs(a[i,j] - prev)); unlock(mylock); barrier(mybarrier, NUM_PROCESSORS); if (diff/(n*n) < TOLERANCE) // check convergence, all threads get same answer done = true; barrier(mybarrier, NUM_PROCESSORS); Grid solver example from: Culler, Singh, and Gupta 42

Review: need for mutual exclusion Each thread executes - Load the value of diff into register r1 - Add the register r2 to register r1 - Store the value of register r1 into diff One possible interleaving: (let starting value of diff=0, r2=1) T0 r1 diff r1 r1 + r2 diff r1 T1 r1 diff r1 r1 + r2 diff r1 T0 reads value 0 T1 reads value 0 T0 sets value of its r1 to 1 T1 sets value of its r1 to 1 T0 stores 1 to diff T1 stores 1 to diff Need this set of three instructions to be atomic 43

Mechanisms for preserving atomicity Lock/unlock mutex around a critical section LOCK(mylock); // critical section UNLOCK(mylock); Some languages have first-class support for atomicity of code blocks atomic { // critical section Intrinsics for hardware-supported atomic read-modify-write operations atomicadd(x, 10); 44

Shared address space solver int n; // grid size bool done = false; float diff = 0.0; LOCK mylock; BARRIER mybarrier; // allocate grid float* A = allocate(n+2, n+2); void solve(float* A) { int threadid = getthreadid(); int mymin = 1 + (threadid * n / NUM_PROCESSORS); int mymax = mymin + (n / NUM_PROCESSORS) (pseudocode in SPMD execution model) Do you see a potential performance problem with this implementation? while (!done) { diff = 0.f; barrier(mybarrier, NUM_PROCESSORS); for (j=mymin to mymax) { for (i = red cells in this row) { float prev = A[i,j]; A[i,j] = 0.2f * (A[i-1,j] + A[i,j-1] + A[i,j] + A[i+1,j], A[i,j+1]); lock(mylock) diff += abs(a[i,j] - prev)); unlock(mylock); barrier(mybarrier, NUM_PROCESSORS); if (diff/(n*n) < TOLERANCE) // check convergence, all threads get same answer done = true; barrier(mybarrier, NUM_PROCESSORS); Grid solver example from: Culler, Singh, and Gupta 45

Shared address space solver (SPMD execution model) int n; // grid size bool done = false; float diff = 0.0; LOCK mylock; BARRIER mybarrier; // allocate grid float* A = allocate(n+2, n+2); void solve(float* A) { float mydiff; int threadid = getthreadid(); int mymin = 1 + (threadid * n / NUM_PROCESSORS); int mymax = mymin + (n / NUM_PROCESSORS) Improve performance by accumulating into partial sum locally, then complete reduction globally at the end of the iteration. while (!done) { float mydiff = 0.f; diff = 0.f; barrier(mybarrier, NUM_PROCESSORS); for (j=mymin to mymax) { for (i = red cells in this row) { float prev = A[i,j]; A[i,j] = 0.2f * (A[i-1,j] + A[i,j-1] + A[i,j] + A[i+1,j], A[i,j+1]); mydiff += abs(a[i,j] - prev)); lock(mylock); diff += mydiff; unlock(mylock); barrier(mybarrier, NUM_PROCESSORS); if (diff/(n*n) < TOLERANCE) done = true; barrier(mybarrier, NUM_PROCESSORS); Grid solver example from: Culler, Singh, and Gupta compute per worker partial sum Now only only lock once per thread, not once per (i,j) loop iteration! // check convergence, all threads get same answer 46

Barrier synchronization primitive barrier(num_threads) Barriers are a conservative way to express dependencies Barriers divide computation into phases All computations by all threads before the barrier complete before any computation in any thread after the barrier begins Compute red cells Barrier Compute black cells Barrier P1 P2 P3 P4 47

Shared address space solver (SPMD execution model) int n; // grid size bool done = false; float diff = 0.0; LOCK mylock; BARRIER mybarrier; Why are there three barriers? // allocate grid float* A = allocate(n+2, n+2); void solve(float* A) { float mydiff; int threadid = getthreadid(); int mymin = 1 + (threadid * n / NUM_PROCESSORS); int mymax = mymin + (n / NUM_PROCESSORS) while (!done) { float mydiff = 0.f; diff = 0.f; barrier(mybarrier, NUM_PROCESSORS); for (j=mymin to mymax) { for (i = red cells in this row) { float prev = A[i,j]; A[i,j] = 0.2f * (A[i-1,j] + A[i,j-1] + A[i,j] + A[i+1,j], A[i,j+1]); mydiff += abs(a[i,j] - prev)); lock(mylock); diff += mydiff; unlock(mylock); barrier(mybarrier, NUM_PROCESSORS); if (diff/(n*n) < TOLERANCE) // check convergence, all threads get same answer done = true; barrier(mybarrier, NUM_PROCESSORS); Grid solver example from: Culler, Singh, and Gupta 48

Shared address space solver: one barrier int n; // grid size bool done = false; LOCK mylock; BARRIER mybarrier; float diff[3]; // global diff, but now 3 copies float *A = allocate(n+2, n+2); void solve(float* A) { float mydiff; // thread local variable int index = 0; // thread local variable Idea: Remove dependencies by using different diff variables in successive loop iterations Trade off footprint for removing dependencies! (a common parallel programming technique) diff[0] = 0.0f; barrier(mybarrier, NUM_PROCESSORS); // one-time only: just for init while (!done) { mydiff = 0.0f; // // perform computation (accumulate locally into mydiff) // lock(mylock); diff[index] += mydiff; // atomically update global diff unlock(mylock); diff[(index+1) % 3] = 0.0f; barrier(mybarrier, NUM_PROCESSORS); if (diff[index]/(n*n) < TOLERANCE) break; index = (index + 1) % 3; Grid solver example from: Culler, Singh, and Gupta 49

More on specifying dependencies Barriers: simple, but conservative (coarse-granularity dependencies) - All work in program up until this point (for all threads) must finish before any thread begins next phase Specifying specific dependencies can increase performance (by revealing more parallelism) - Example: two threads. One produces a result, the other consumes it. T0 // produce x, then let T1 know x = 1; flag = 1; // do more work here... T1 // do stuff independent // of x here while (flag == 0); print x; We just implemented a message queue (of length 1) T0 T1 50

Solver implementation in two programming models Data-parallel programming model - Synchronization: - Single logical thread of control, but iterations of forall loop may be parallelized by the system (implicit barrier at end of forall loop body) - Communication - Implicit in loads and stores (like shared address space) - Special built-in primitives for more complex communication patterns: e.g., reduce Shared address space - Synchronization: - Mutual exclusion required for shared variables (e.g., via locks) - Barriers used to express dependencies (between phases of computation) - Communication - Implicit in loads/stores to shared variables 51

Message-passing expression of solver 52

Let s think about expressing a parallel grid solver with communication via messages Each thread has its own address space - No shared address space abstraction (i.e., no shared variables) Threads communicate and synchronize by sending/receiving messages One possible message passing machine configuration: a cluster of two workstations (you could make this cluster yourself using the machines in the GHC labs) Computer 1 Computer 2 Memory Processor Local Cache Memory Processor Local Cache Network CMU 15-418/618, Spring 2016

Message passing model: each thread operates in its own address space Thread 1 Address Space Thread 2 Address Space Thread 3 Address Space In this figure: four threads The grid data is partitioned into four allocations, each residing in one of the four unique thread address spaces (four per-thread private arrays) Thread 4 Address Space CMU 15-418/618, Spring 2016

Data replication is now required to correctly execute the program Send row Thread 1 Address Space Example: After red cell processing is complete, thread 1 and thread 3 send row of data to thread 2 (thread 2 requires up-to-date red cell information to update black cells in the next phase) Thread 2 Address Space Ghost cells are grid cells replicated from a remote address space. It s common to say that information in ghost cells is owned by other threads. Send row Thread 3 Address Space Thread 4 Address Space Thread 2 logic: float* local_data = allocate(n+2,rows_per_thread+2); int tid = get_thread_id(); int bytes = sizeof(float) * (N+2); // receive ghost row cells (white dots) recv(&local_data[0,0], bytes, tid-1); recv(&local_data[rows_per_thread+1,0], bytes, tid+1); // Thread 2 now has data necessary to perform // future computation CMU 15-418/618, Spring 2016

Message passing solver Similar structure to shared address space solver, but now communication is explicit in message sends and receives int N; int tid = get_thread_id(); int rows_per_thread = N / get_num_threads(); float* locala = allocate(rows_per_thread+2, N+2); // assume locala is initialized with starting values // assume MSG_ID_ROW, MSG_ID_DONE, MSG_ID_DIFF are constants used as msg ids ////////////////////////////////////// void solve() { bool done = false; while (!done) { float my_diff = 0.0f; Send and receive ghost rows to neighbor threads Perform computation (just like in shared address space version of solver) All threads send local my_diff to thread 0 Thread 0 computes global diff, evaluates termination predicate and sends result back to all other threads Example pseudocode from: Culler, Singh, and Gupta if (tid!= 0) send(&locala[1,0], sizeof(float)*(n+2), tid-1, MSG_ID_ROW); if (tid!= get_num_threads()-1) send(&locala[rows_per_thread,0], sizeof(float)*(n+2), tid+1, MSG_ID_ROW); if (tid!= 0) recv(&locala[0,0], sizeof(float)*(n+2), tid-1, MSG_ID_ROW); if (tid!= get_num_threads()-1) recv(&locala[rows_per_thread+1,0], sizeof(float)*(n+2), tid+1, MSG_ID_ROW); for (int i=1; i<rows_per_thread+1; i++) { for (int j=1; j<n+1; j++) { float prev = locala[i,j]; locala[i,j] = 0.2 * (locala[i-1,j] + locala[i,j] + locala[i+1,j] + locala[i,j-1] + locala[i,j+1]); my_diff += fabs(locala[i,j] - prev); if (tid!= 0) { send(&mydiff, sizeof(float), 0, MSG_ID_DIFF); recv(&done, sizeof(bool), 0, MSG_ID_DONE); else { float remote_diff; for (int i=1; i<get_num_threads()-1; i++) { recv(&remote_diff, sizeof(float), i, MSG_ID_DIFF); my_diff += remote_diff; if (my_diff/(n*n) < TOLERANCE) done = true; for (int i=1; i<get_num_threads()-1; i++) send(&done, sizeof(bool), i, MSD_ID_DONE); CMU 15-418/618, Spring 2016

Notes on message passing example Computation - Array indexing is relative to local address space (not global grid coordinates) Communication: - Performed by sending and receiving messages - Bulk transfer: communicate entire rows at a time (not individual elements) Synchronization: - Performed by sending and receiving messages - Think of how to implement mutual exclusion, barriers, flags using messages For convenience, message passing libraries often include higher-level primitives (implemented via send and receive) reduce_add(0, &my_diff, sizeof(float)); // add up all my_diffs, return result to thread 0 if (pid == 0 && my_diff/(n*n) < TOLERANCE) done = true; broadcast(0, &done, sizeof(bool), MSG_DONE); // thread 0 sends done to all threads CMU 15-418/618, Spring 2016

Synchronous (blocking) send and receive send(): call returns when sender receives acknowledgement that message data resides in address space of receiver recv(): call returns when data from received message is copied into address space of receiver and acknowledgement sent back to sender Sender: Receiver: Call SEND(foo) Copy data from buffer foo in sender s address space into network buffer Send message Receive ack SEND() returns Call RECV(bar) Receive message Copy data into buffer bar in receiver s address space Send ack RECV() returns CMU 15-418/618, Spring 2016

As implemented on the prior slide, there is a big problem with our message passing solver if it uses synchronous send/recv! Why? How can we fix it? (while still using synchronous send/recv) CMU 15-418/618, Spring 2016

Message passing solver (fixed to avoid deadlock) int N; int tid = get_thread_id(); int rows_per_thread = N / get_num_threads(); float* locala = allocate(rows_per_thread+2, N+2); // assume locala is initialized with starting values // assume MSG_ID_ROW, MSG_ID_DONE, MSG_ID_DIFF are constants used as msg ids ////////////////////////////////////// void solve() { bool done = false; while (!done) { float my_diff = 0.0f; Send and receive ghost rows to neighbor threads Even-numbered threads send, then receive Odd-numbered thread recv, then send if (tid % 2 == 0) { senddown(); recvdown(); sendup(); recvup(); else { recvup(); sendup(); recvdown(); senddown(); T0 T1 T2 T3 T4 T5 send send send send send send time send send send send for (int i=1; i<rows_per_thread-1; i++) { for (int j=1; j<n+1; j++) { float prev = locala[i,j]; locala[i,j] = 0.2 * (locala[i-1,j] + locala[i,j] + locala[i+1,j] + locala[i,j-1] + locala[i,j+1]); my_diff += fabs(locala[i,j] - prev); if (tid!= 0) { send(&mydiff, sizeof(float), 0, MSG_ID_DIFF); recv(&done, sizeof(bool), 0, MSG_ID_DONE); else { float remote_diff; for (int i=1; i<get_num_threads()-1; i++) { recv(&remote_diff, sizeof(float), i, MSG_ID_DIFF); my_diff += remote_diff; if (my_diff/(n*n) < TOLERANCE) done = true; if (int i=1; i<gen_num_threads()-1; i++) send(&done, sizeof(bool), i, MSD_ID_DONE); Example pseudocode from: Culler, Singh, and Gupta CMU 15-418/618, Spring 2016

Non-blocking asynchronous send/recv send(): call returns immediately - Buffer provided to send() cannot be modified by calling thread since message processing occurs concurrently with thread execution - Calling thread can perform other work while waiting for message to be sent recv(): posts intent to receive in the future, returns immediately - Use checksend(), checkrecv() to determine actual status of send/receipt - Calling thread can perform other work while waiting for message to be received Sender: Call SEND(foo) SEND returns handle h1 Copy data from foo into network buffer Send message Call CHECKSEND(h1) // if message sent, now safe for thread to modify foo Receiver: Call RECV(bar) RECV(bar) returns handle h2 Receive message Messaging library copies data into bar Call CHECKRECV(h2) // if received, now safe for thread // to access bar RED TEXT = executes concurrently with application thread CMU 15-418/618, Spring 2016

Summary Amdahl s Law - Overall maximum speedup from parallelism is limited by amount of serial execution in a program Aspects of creating a parallel program - Decomposition to create independent work, assignment of work to workers, orchestration (to coordinate processing of work by workers), mapping to hardware - We ll talk a lot about making good decisions in each of these phases in the coming lectures (in practice, they are very inter-related) Focus today: identifying dependencies Focus soon: identifying locality, reducing synchronization 62