CMPE223/CMSE222 Digital Logic

Similar documents
ECE380 Digital Logic

Combinational Logic Circuits

A B AB CD Objectives:

Specifying logic functions

Chapter 2 Combinational Logic Circuits

Experiment 3: Logic Simplification

Standard Forms of Expression. Minterms and Maxterms

DKT 122/3 DIGITAL SYSTEM 1

Chapter 2 Combinational

Combinational Logic Circuits Part III -Theoretical Foundations

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Chapter 3. Gate-Level Minimization. Outlines

Digital Logic Lecture 7 Gate Level Minimization

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

Gate Level Minimization Map Method

Simplification of Boolean Functions

Chapter 2. Boolean Expressions:

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

ELCT201: DIGITAL LOGIC DESIGN

Chapter 3 Simplification of Boolean functions

Module -7. Karnaugh Maps

ELCT201: DIGITAL LOGIC DESIGN

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

University of Technology

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Code No: R Set No. 1

Gate-Level Minimization

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

CprE 281: Digital Logic

2.1 Binary Logic and Gates

Unit-IV Boolean Algebra

X Y Z F=X+Y+Z

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

Combinational Logic Circuits

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Switching Circuits & Logic Design

CS8803: Advanced Digital Design for Embedded Hardware

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Code No: R Set No. 1

Code No: R Set No. 1

Chapter 2 Combinational Logic Circuits

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

SEE1223: Digital Electronics

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

Code No: 07A3EC03 Set No. 1

IT 201 Digital System Design Module II Notes

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Gate Level Minimization

Computer Organization

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Gate-Level Minimization

Review: Standard forms of expressions

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

GATE Exercises on Boolean Logic

Digital Logic Design. Outline

Slides for Lecture 15

2.6 BOOLEAN FUNCTIONS

Lecture 5. Chapter 2: Sections 4-7

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

UNIT II. Circuit minimization

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Combinational Logic & Circuits

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Chapter 2: Combinational Systems

Gate-Level Minimization

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Combinational Circuits Digital Logic (Materials taken primarily from:

QUESTION BANK FOR TEST

Chapter 2 Boolean algebra and Logic Gates

Simplification of Boolean Functions

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Quine-McCluskey Algorithm

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Experiment 4 Boolean Functions Implementation

Optimized Implementation of Logic Functions

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Gate-Level Minimization

1. Mark the correct statement(s)

Chapter 6. Logic Design Optimization Chapter 6

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

2008 The McGraw-Hill Companies, Inc. All rights reserved.

SWITCHING THEORY AND LOGIC CIRCUITS

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Question Total Possible Test Score Total 100


Digital Logic Design (CEN-120) (3+1)

Digital logic fundamentals. Question Bank. Unit I

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

CS470: Computer Architecture. AMD Quad Core

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Transcription:

CMPE223/CMSE222 Digital Logic Optimized Implementation of Logic Functions: Strategy for Minimization, Minimum Product-of-Sums Forms, Incompletely Specified Functions Terminology For a given term, each appearance of a varile (in true or complemented form) is called a literal xyz => three literals c d => four literals Any 1 or group of 1 s that can be combined on a K- map represents an implicant of a function An implicant is a prime implicant if it cannot be combined with another implicant to remove a varile A collection of implicants that account of all valuations for which a given function is 1 is called a cover of that function Cost is the number of gates plus the total number of inputs to all gates in the circuit 1

Terminology example cd 00 01 11 10 00 1 1 0 0 f(a,b,c,d)= m(0,1,4,5,7,9,11) 01 1 1 0 1 Example Implicants: all single 1 s, 11 0 1 0 1 a c, a b c, a bd, d 10 0 0 0 0 Prime Implicants: a c, a bd, d, b c d f(a,b,c,d) min : a c +a bd+ d Thus, a minimum SOP form contains only (but not necessarily all) prime implicants. Prime implicants distinctions Essential: needed to form a minimum solution Nonessential: not necessarily needed to form a minimum solution cd 00 01 11 10 00 0 1 0 0 01 1 1 0 1 11 1 0 1 1 10 0 0 1 0 All prime implicants: b d, a bc, c a c d, acd Essential primes: b d, a bc, c Nonessential primes: a c d, acd f(a,b,c,d) min : b d+a bc +c Minimum contains all essential and possibly some nonessential primes 2

Prime implicants example cd 00 01 11 10 Essential primes: a c, ac d 00 0 0 0 0 Nonessential primes: a bd, bc d 01 0 1 1 1 11 1 1 0 0 One of these must be 10 1 1 0 0 included to form a minimum solution a bd f(a,b,c,d) min : a c+ac d+ bc d Prime implicants example cd 00 01 11 10 00 0 0 0 0 01 0 1 1 1 11 0 1 1 0 10 1 1 0 1 Identify all prime implicants for the given truth tle. Which are essential and which are nonessential? What is a minimum SOP expression for this function? 3

Minimization of POS expressions POS minimization using K-maps proceeds exactly as does SOP form except that groupings of 0 s in the K-map are used to form POS terms. K-map can be constructed directly from M expression for a function Place 0 s in the K-map for every maxterm in the M expression Minimization of POS example f(a,b,c)=(a+b +c )(a +b+c )(a +b +c)(a +b +c ) f(a,b,c)= M(3,5,6,7) c 00 01 11 10 0 1 1 0 1 1 1 0 0 0 f=(a +b )(b +c )(a +c ) 4

Minimization of POS example f(a,b,c,d)= M(0,1,4,8,10-12,14,15) cd 00 01 11 10 (c+d) (a+b+c) 00 0 0 0 0 01 0 1 1 1 11 1 1 0 0 (a +c ) 10 1 1 0 0 f(a,b,c,d) min = (a+b+c)(a +c )(c+d) K-map groupings example Draw the K-map and give the minimized POS logic expression for the following. f(a,b,c)= M(0,2,3,5-7) Show the groupings made in the K-map 5

Incompletely specified functions In digital systems it often happens that some input conditions (i.e. some input valuations) can never happen An input combination that can never happen is referred to as a don t care condition As a circuit is designed, a don t care condition can be ignored (i.e. the output for that condition can be treated as 0 or 1 in the truth tle) A function that has don t care condition(s) is said to be incompletely specified Example function with don t cares Assume for a three varile function f(x,y,z) x y z f that the input combination xy=01 never occurs, otherwise the function is m(0,1,4,5) 0 0 0 1 0 0 1 1 0 1 0 d f(x,y,z)= m(0,1,4,5)+d(2,3) 0 1 1 d Or 1 0 0 1 1 0 1 1 f(x,y,z)= M(6,7) D(2,3) 1 1 0 0 1 1 1 0 6

Example function with don t cares f(x,y,z)= m(0,1,4,5)+d(2,3) f(x,y,z)= M(6,7) D(2,3) z xy 00 01 11 10 z xy 00 01 11 10 0 1 d 0 1 0 1 d 0 1 1 1 d 0 1 1 1 d 0 1 f(x,y,z)= y f(x,y,z)= y Minimum SOP form 1. Choose a minterm (a 1 in the K-map) which is not yet covered (don t consider d s). 2. Find all adjacent 1 s and d s (check the n adjacent cells for an n-varile K-map). 3. If a single term (i.e. a single looping) covers the 1 and all adjacent 1 s and d s then the looping forms an essential prime implicant. Loop the essential prime. 4. Repeat steps 1-3 until all essential prime implicants are located. 5. Find a minimum set of nonessential prime implicants to cover (loop) the remaining 1 s. If more than 1 set is possible, choose the set with the minimum number of literals (the largest grouping). 7

Minimum POS form 1. Choose a maxterm (a 0 in the K-map) which is not yet covered (don t consider d s). 2. Find all adjacent 0 s and d s (check the n adjacent cells for an n-varile K-map). 3. If a single term (i.e. a single looping) covers the 0 and all adjacent 0 s and d s then the looping forms an essential prime implicant. Loop the essential prime. 4. Repeat steps 1-3 until all essential prime implicants are located. 5. Find a minimum set of nonessential prime implicants to cover (loop) the remaining 0 s. If more than 1 set is possible, choose the set with the minimum number of literals (the largest grouping). 8