Student Name: University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Similar documents
ENEL Digital Circuits Midterm Examination

ENEL 353: Digital Circuits Midterm Examination

Section 001. Read this before starting! You may use one sheet of scrap paper that you will turn in with your test.

CprE 281: Digital Logic

There are only 16 possible 2-input gates Let s examine all of them. Some we already know, others are just silly.

Chapter 2 Part 4 Combinational Logic Circuits

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil

Student Name: University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Read this before starting!

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

CS Spring Combinational Examples - 1

Chapter 3 working with combinational logic

Read this before starting!

/90 TOTAL. 1(a) 8pts. fiv(a,b) is called the function.

Read this before starting!

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Section 001. Read this before starting!

2/8/2017. SOP Form Gives Good Performance. ECE 120: Introduction to Computing. K-Maps Can Identify Single-Gate Functions

Chapter 3 Part 1 Combinational Logic Design

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

Simplification of two-level combinational logic

9/10/2016. ECE 120: Introduction to Computing. The Domain of a Boolean Function is a Hypercube. List All Implicants for One Variable A

Administrivia. CSE 370 Spring 2006 Introduction to Digital Design Lecture 9: Multilevel Logic

Read this before starting!

Chapter 3. Gate-Level Minimization. Outlines

Digital Logic Design (3)

CS 151 Midterm. (Last Name) (First Name)

Last Name Student Number. Last Name Student Number

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 09 MULTIPLEXERS

Chapter 2 Combinational Logic Circuits

Digital Circuits ECS 371

Read this before starting!

ECE/Comp. Sci. 352 { Digital System Fundamentals

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

Read this before starting!

Solutions for 3824 Midterm Exam 3/4/ Truth table. A B C Z

Simplification of Boolean Functions

R10. II B. Tech I Semester, Supplementary Examinations, May

CMPE223/CMSE222 Digital Logic

Chapter 3. Boolean Algebra and Digital Logic

1. Mark the correct statement(s)

Revision: August 31, E Main Suite D Pullman, WA (509) Voice and Fax

2 Combinational Logic

Code No: R Set No. 1

Experiment 4 Boolean Functions Implementation

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

ECE380 Digital Logic

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

CprE 281: Digital Logic

UNCA CSCI 255 Exam 1 Spring February, This is a closed book and closed notes exam. It is to be turned in by 1:45 PM.

Chapter 4 Arithmetic Functions

Digital Logic Design. Midterm #1

Good Evening! Welcome!

Real Digital Problem Set #6

Chapter 2 Combinational

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

2.6 BOOLEAN FUNCTIONS

Chapter 2. Boolean Expressions:

Announcements. Chapter 2 - Part 1 1

CS2100 Computer Organisation Tutorial #8: MSI Components Answers to Selected Questions

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 3 Additional Gates and Circuits

4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning

EECS 270 Midterm Exam

Digital Logic Design Exercises. Assignment 1

Arithmetic-logic units

CS8803: Advanced Digital Design for Embedded Hardware

University of Technology

Digital Logic Design. Final Examination

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

Standard Forms of Expression. Minterms and Maxterms

CSC 220: Computer Organization Unit 10 Arithmetic-logic units

Lecture 7 Logic Simplification

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

CprE 281: Digital Logic

Overview. EECS Components and Design Techniques for Digital Systems. Lec 16 Arithmetic II (Multiplication) Computer Number Systems.

Logic Design (Part 2) Combinational Logic Circuits (Chapter 3)

Standard Boolean Forms

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

EXPERIMENT #8: BINARY ARITHMETIC OPERATIONS

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

CS 31: Intro to Systems Digital Logic

Code No: R Set No. 1

ECE 752 Adv. Computer Architecture I

Combinational Logic Circuits Part III -Theoretical Foundations

System Design. Final Review. ILGWEON KANG

TWO-LEVEL COMBINATIONAL LOGIC

Summary. Boolean Addition

DIGITAL CIRCUIT LOGIC UNIT 7: MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

CARLETON UNIVERSITY. Laboratory 2.0

Digital Logic Design. Midterm #1

CS 151 Final. Q1 Q2 Q3 Q4 Q5 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature

MODULE 5 - COMBINATIONAL LOGIC

Supplement to. Logic and Computer Design Fundamentals 4th Edition 1

Chapter 6. Logic Design Optimization Chapter 6

Boolean Analysis of Logic Circuits

Transcription:

University of alifornia at erkeley ollege of Engineering epartment of Electrical Engineering and omputer Science EES 5 all 2 R. H. Katz IRST MITERM EXMINTION Tuesday, 3 October 2 INSTRUTIONS RE THEM NOW! ll work is to be done on these pages. Partial credit is given only if we can evaluate your approach: indicate your assumptions and write as neatly as possible. Points are assigned to problems based on our estimates of how long they should take point equals minute. PE YOURSEL ORINGLY: it is better to get partial credit on all of the problems than to complete a handful of them. This is a closed book examination. You will not need a calculator or other information appliance. You may use a single 8.5 by piece of paper with prepared notes. Write your name and Student I Number at the top of each examination page. Please refrain from discussing the examination after you have taken it. small number of students are taking a late examination due to special circumstances. It is a sad fact of life that cheating sometimes happens. It will not be tolerated. y signing below, you assert that all of the work included herein is your own, and that you understand the harsh penalties that will be imposed should cheating be detected a on the examination, and a letter of reprimand to your file: (Signature) (Name Please Print!) QUESTION POINTS SSIGNE POINTS OTINE 2 5 3 2 4 5 5 5 6 5 7 TOTL 9 S 5 Midterm # Page 3 October 2; 2:-3:3 PM

Question. Terminology (i) Prime Implicants (5 Points): In a 3-variable K-map, show a function and its prime implicants that illustrates the fact that there is more than one equally good minimized Sum of Products realizations of the function. (a) ill in the K-map for (,,) below. (b) Identify the prime implicants by suitable circlings. (c) Select two different covers from the prime implicants, each with the same number of product terms and literals. irst minimized implementation of (,,) = Second minimized implementation of (,,) = (ii) Product of Sums versus Sums of Products (5 Points): Give a K-map and an example function whose minimized PoS form has fewer literals in it than its minimized SoP form. (a) ill in the K-map for (,,) below. (b) Indicate the minimized SoP and PoS realizations you obtain. (c) How many literals is in each realization? Minimized SoP realization of (,,) = Number of literals is: Minimized PoS realization of (,,) = Number of literals is: S 5 Midterm # Page 2 3 October 2; 2:-3:3 PM

Question 2. Minimization (5 Points) Given the following four four-variable functions: W(,,,) = Sm(,2,4,5,8,,2,3) X(,,,) = Sm(,2,5,7,3,5) Y(,,,) = Sm(4,5,6,8,,2,3,4) Z(,,,) = Sm(5,6,7,8,,3,4,5) Use K-maps to independently minimize the functions in Sum of Products form. W X Y Z W = X = Y = Z = The number of unique product terms is: Now resolve for W, X, Y, Z when the target of implementation is a Programmable Logic rray (PL): W = X = Y = Z = The number of unique product terms is: S 5 Midterm # Page 3 3 October 2; 2:-3:3 PM

Question 3. Minimization (2 Points) onsider the following function: (,,,) = Sm(,5,6,9,2,5) (a) What is the minimized Sum of Products form? How many literals does it have? = Literal ount is (b) What is the minimized Product of Sums form? How many literals does it have? (c) In addition to N, OR, omplement (NOT) functions, assume that you can also use the XOR function as a primitive gate. They cost no more to use than simple gates like N and OR. How do you obtain an implementation with a minimized literal count now? Write down your answer as a twolevel oolean expression using XOR, N, OR, NOT functions. = = Literal ount is Literal ount is Show your work below: S 5 Midterm # Page 4 3 October 2; 2:-3:3 PM

Question 4. ircuits with eedback (5 points) onsider the following circuit schematic and timing waveform. ssume that all gates have identical gate delays. Each time division in the waveform diagram represents a gate delay. t time T, the switch has been open long enough for the signals to have reached a steady initial state. t T, the switch closes. ill in the waveform diagram. E T T TIME What kind of periodic signal does this circuit generate? S 5 Midterm # Page 5 3 October 2; 2:-3:3 PM

Question 5. Multiplexer esign (5 Points) esign a subsystem using multiplexer components that can do the following function: ata Inputs:,,, ontrol Inputs: S, S Outputs: W, X, Y, Z The behavior of the system is described by the following functional truth table: Rotate Inputs Right Rotate Inputs Left rithmetic Shift Inputs Right rithmetic Shift Inputs Left raw a wiring diagram for your implementation below: S S W X Y Z S S 2 3 S S 2 3 S S 2 3 S S 2 3 S 5 Midterm # Page 6 3 October 2; 2:-3:3 PM

Question 6. Multiplexer Implementation (5 Points) Given the five variable function (,,,,E) = Sm(,,3,4,8,9,,,2,4,6,2,2,23,26,3), show how to implement this using a single 8: multiplexer and no other logic gates (you may assume that variables and their complements are available at no cost to your implementation). HINT: Use,, E as the multiplexer control inputs. Show the wiring below: 2 3 4 5 6 7 S2 S S Show your approach below: S 5 Midterm # Page 7 3 October 2; 2:-3:3 PM

Question 7. esign Problem ( Points) It is well known from the X-iles that liens have two arms and three fingers on each hand. So it is not so surprising that they have a base 6 number system. esign a digital subsystem that takes as input a binary coded hexary (H) digit (i.e., through 5 is represented by the binary numbers through ) and a mode input that outputs the H digit plus when mode = and H when mode =. (a) Identify your inputs and outputs. raw a block diagram: H Increment/ ecrement y (b) State your assumptions about the behavior of the circuit. ocument your understanding of the function with a truth table: (c) Implement it in minimized Sum of Products form. raw filled in K-maps, circled implicants, and the minimized oolean equations for your outputs: S 5 Midterm # Page 8 3 October 2; 2:-3:3 PM