Measurement and Simulation of a High- Speed Electro/Optical Channel

Similar documents
AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

IBIS-AMI Model Simulations Over Six EDA Platforms

Explore your design space including IBIS AMI models with Advanced Channel Simulation

High-speed I/O test: The ATE paradigm must change

Understanding IBIS-AMI Simulations

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

Automated AMI Model Generation & Validation

Understanding IBIS-AMI Simulations

A New Method For Developing IBIS-AMI Models

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

Agenda TDR Measurements Using Real World Products

ADS USB 3.1 Compliance Test Bench

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

IBIS-AMI: Assumptions, Terminology & Analytical Flows

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

Silicon Based Packaging for 400/800/1600 Gb/s Optical Interconnects

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

An Overview of High-Speed Serial Bus Simulation Technologies

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

PCI Express Link Equalization Testing 서동현

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

DisplayPort 1.4 Webinar

Description. Features. Application. Ordering information

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

100GEL C2M Channel Analysis Update

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

Modeling and Simulation for Multi- Gigabit Interconnect System

HMC7545AxLP Gbps 4-Channel Asynchronous Signal Conditioner Evaluation Board (EVB) User Guide

Tale of a Differential Pair Measurement

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

High Speed Transceiver Debugging NMI FPGA Network 2015 David Taylor Xilinx HSIO AE

CDFP MSA Delivers 400 Gb/s Today

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

SPISim StatEye/AMI User s Guide

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

100G SWDM4 MSA Technical Specifications Optical Specifications

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

Development of Optical Wiring Technology for Optical Interconnects

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public

FPGA Power Management and Modeling Techniques

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

Tektronix Innovation Forum

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

Maximising Serial Bandwidth And Signal Integrity In FPGAs

1-Fiber Detachable DVI module, DVFX-100

White Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates

Transmitter testing for MMF PMDs

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

GEVISTA. CWDM Pluggable OC-48 SFP Transceiver. Description

Eye-BERT 10G and Micro 10G Software Programming Guide

Next Generation Transceivers: The Roadmap Component Driver Contributions from Roadmap team. Dominic O Brien Mike Schabel

The Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices

VCSEL-based solderable optical modules

Feasibility of 40/100G Heterogeneous System based on Channel Data

100Gb/s SMF PMD Alternatives Analysis

SerDes Modeling: IBIS-ATM & Model Validation July 2007

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx

2-Fiber Detachable Dual Link DVI module, DDFX-100

Stacked Silicon Interconnect Technology (SSIT)

5 GT/s and 8 GT/s PCIe Compared

RJ-10G-SX Rugged 10G 1x12 Optical Transceiver Fiber Optic Transceiver

UNDERSTANDING IBIS-AMI SIMULATIONS

Extending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s

Serial RapidIO Gen2 Protocol Analyzer

A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing

Optimal Management of System Clock Networks

TCP Over SoNIC. Xuke Fang Cornell University. XingXiang Lao Cornell University

Proposal for modeling advanced SERDES

Application Note 1245

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

VCSEL EOS/ESD Considerations and Lifetime Optimization

40 AND 100 GIGABIT ETHERNET TESTING SERVICE

Serial Link Analysis and PLL Model

FUJITSU COMPONENT LIMITED

100 Gb/s SMF Standard Broad Market Potential Observations

The Hidden Component of High Speed Filter Design: The Footprint Influence

Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx

Analyzing Digital Jitter and its Components

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Optical Engine? What s That?

A Practical Methodology for SerDes Design

A Possible Redundancy System for Opto-Links

M1QSFP28SFP28. 5-speed dual-media test module. Xena Networks The price/performance leaders in Gigabit Ethernet Test & Measurement

Silicon Photonics PDK Development

PCI Express 4.0. Electrical compliance test overview

1 Copyright 2013 Oracle and/or its affiliates. All rights reserved.

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

HARI Interface Chip for Serial PMD A comparison of two clocking schemes. Vipul Bhatt, Finisar, 2/2/00 1

Agilent Technologies Advanced Signal Integrity

COMPLIANCE STATEMENT

Transcription:

TITLE Measurement and Simulation of a High- Speed Electro/Optical Channel Shirin Farrahi, (Oracle) Image Michael Cina (TE Connectivity), Jeffery Marquart (TE Connectivity), Andrei Kaikkonen (TE Connectivity), Xun Zhang (Oracle), Gustavo Blando (Oracle), Istvan Novak (Oracle)

Measurement and Simulation of a High- Speed Electro/Optical Channel Shirin Farrahi, (Oracle) Michael Cina (TE Connectivity), Jeffery Marquart (TE Connectivity), Andrei Kaikkonen (TE Connectivity), Xun Zhang (Oracle), Gustavo Blando (Oracle), Istvan Novak (Oracle)

Shirin Farrahi Senior Hardware Engineer, Oracle shirin.farrahi@oracle.com SPEAKER At Oracle, Shirin Farrahi is engaged in the design and characterization of high-speed signal interconnects for high-performance server systems. She received her Ph.D. in Electrical Engineering from the Massachusetts Institute of Technology in 2013. 1

MOTIVATION System bandwidths growing to multiples of Terabits per second need for I/P devices with optical signaling close to the processor Mid-board optical module (MBOM) Cost and complexity of these systems makes simulations critical for system design decisions Is modeling these busses with IBIS-AMI useful for important architectural decisions? 2

Generation of IBIS-AMI models: OUTLINE Modeling of linear and non-linear components Description of test setup: Measurements Simulations Measurement and simulation correlation: FDR (14.625 Gbps) EDR (25.78125 Gbps) Varying temperature Conclusions 3

MID-BOARD OPTICAL MODULE Highly non-linear and complex device to model 4

MID-BOARD OPTICAL MODULE Optical Tx portion of MBOM 5

MID-BOARD OPTICAL MODULE Optical Rx portion of MBOM 6

MID-BOARD OPTICAL MODULE Breakdown of component model 7

MBOM IBIS-AMI MODEL Model with passive and active components 8

GENERATION OF IBIS-AMI MODELS Linear components modeled using step responses obtained from transistor level design Range of MBOM settings that can be selected in model 1000 725 475 225 15 11 9 5 Step response of MBOM CTLE Step response of MBOM Pre-emphasis 9

GENERATION OF IBIS-AMI MODELS VCSEL (Vertical cavity surface emitting laser) modeled linearly Although highly non-linear, in our range of operation a small-signal model captures several important features 10

GENERATION OF IBIS-AMI MODELS CDR modeled using SystemVue Idealized model that doesn t demonstrate problems in real hardware 11

Processor board Drv TEST SETUP AT FDR AND EDR FDR = 14.0625 Gbps. CDRs disabled on MBOM switch board MBOM Evaluation board 1 m MBOM Real-time scope EDR = 25.78125 Gbps Tx CDR enabled on MBOM eval board MBOM Pattern generator Tx Rx Real-time Scope 12

SIMULATION SETUP Simulating entire link allows us to see effect of jitter at input to MBOM at FDR where there are no CDRs. We can correlate our measurements at a variety of points along the channel 13

MEASUREMENT SIMULATION CORRELATION OF PASSIVE COMPONENTS MBOM socket model 14

MEASUREMENT SIMULATION CORRELATION OF PASSIVE COMPONENTS MBOM socket model 15

MEASUREMENT SIMULATION CORRELATION OF PASSIVE COMPONENTS Processor board trace measured vs model TDR of evaluation board trace 16

MEASUREMENT SIMULATION CORRELATION AT FDR Electrical input to MBOM Electrical output of MBOM Clock pattern measurements match to a first order but show differences in details 18

MEASUREMENT SIMULATION CORRELATION AT FDR PRBS31 stimulus Much more jitter present in measurement. None added in simulation Simulated (left) vs measured (right) 17

MEASUREMENT SIMULATION CORRELATION AT EDR Clock pattern slowed by 16x Minimum pre-emphasis setting Model has faster rise-time than real hardware at this setting 19

CORRELATION OVER DIFFERENT MBOM SETTINGS AT EDR PE = 0 PE = 5 PE = 9 PE = 11 PE = 15 20

EFFECT OF VARYING DRIVER FIR SETTINGS AT EDR Drastic changes in pattern before MBOM Tx do not affect MBOM electrical output at EDR as long as signal at input to MBOM is not degraded 21

OPTICAL MEASUREMENT SIMULATION CORRELATION AT EDR Pattern generator eval board MBOM Tx Rx Real-time Scope O/E Converter Optical measurement and simulation results provide an easy path for tuning the Tx portion of the link. Similar to electrical results, match is good to a first order but not agreeing in details 22

MEASUREMENT SIMULATION ACROSS TEMPERATURE AT EDR Percentage change from RT to 70C 25 20 15 10 5 Eye Height Eye Width 0-5 2.5 5 10 14.0625 17 25.78125 Data Rate (Gbps) VCSEL I/O curve with varying temperature Variation in MBOM electrical output properties from 25 C to 70 C 23

CONCLUSIONS IBIS-AMI modeling useful for first-order approximation of responses of electro-optical channels Without real hardware, we cannot rely on simulations for final tuning settings and other details Very important to know how model settings relate to real hardware 24

From Oracle Seyla Leng Ying Li Greg Truhlar Stephen Lindquist From TE Connectivity Brent Miller Jonathan Lee ACKNOWLEDGEMENTS 25

Thank you! --- QUESTIONS? 26