Homework. Reading. Machine Projects. Labs. Exam Next Class. None (Finish all previous reading assignments) Continue with MP5

Similar documents
MICROPROCESSOR TECHNOLOGY

Outline. What Makes a Good ISA? Programmability. Implementability. Programmability Easy to express programs efficiently?

Outline. What Makes a Good ISA? Programmability. Implementability

7/28/ Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc Prentice-Hall, Inc.

Assembly Language for Intel-Based Computers, 4 th Edition. Chapter 2: IA-32 Processor Architecture. Chapter Overview.

211: Computer Architecture Summer 2016

CS241 Computer Organization Spring Introduction to Assembly

Assembly Language for Intel-Based Computers, 4 th Edition. Chapter 2: IA-32 Processor Architecture Included elements of the IA-64 bit

CS 16: Assembly Language Programming for the IBM PC and Compatibles

Assembly Language for x86 Processors 7 th Edition. Chapter 2: x86 Processor Architecture

INTEL Architectures GOPALAKRISHNAN IYER FALL 2009 ELEC : Computer Architecture and Design

Computer System Architecture

CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 03, SPRING 2013

Homeschool Enrichment. The System Unit: Processing & Memory

Experiment #0. PC Hardware and Operating Systems

Lecture 12. Motivation. Designing for Low Power: Approaches. Architectures for Low Power: Transmeta s Crusoe Processor

Alternate definition: Instruction Set Architecture (ISA) What is Computer Architecture? Computer Organization. Computer structure: Von Neumann model

I/O Channels. RAM size. Chipsets. Cluster Computing Paul A. Farrell 9/8/2011. Memory (RAM) Dept of Computer Science Kent State University 1

Understanding Bus Architectures

Computer Maintenance. Unit Subtitle: Motherboards. Copyright Texas Education Agency, All rights reserved. 1

lesson 3 Transforming Data into Information

Assembly Language. Lecture 2 - x86 Processor Architecture. Ahmed Sallam

Assembly Language for Intel-Based Computers, 4 th Edition. Kip R. Irvine. Chapter 2: IA-32 Processor Architecture

IA-32 Architecture COE 205. Computer Organization and Assembly Language. Computer Engineering Department

A+ Guide to Managing & Maintaining Your PC, 8th Edition. Chapter 4 All About Motherboards

Instruction Set Architectures

CS 101, Mock Computer Architecture

FUNCTIONS OF COMPONENTS OF A PERSONAL COMPUTER

About the Presentations

Assembly Language. Lecture 2 x86 Processor Architecture

IT 252 Computer Organization and Architecture. Introduction. Chia-Chi Teng

Computer Organization & Assembly Language Programming. CSE 2312 Lecture 2 Introduction to Computers

Microelectronics. Moore s Law. Initially, only a few gates or memory cells could be reliably manufactured and packaged together.

Introduction. Computer System Organization. Languages, Levels, Virtual Machines. A multilevel machine. Sarjana Magister Program

STANDARD I/O INTERFACES

Computer Organization (II) IA-32 Processor Architecture. Pu-Jen Cheng

Node Hardware. Performance Convergence

For your convenience Apress has placed some of the front matter material after the index. Please use the Bookmarks and Contents at a Glance links to

Instruction Set Architectures

Outline Marquette University

A+ Guide to Hardware: Managing, Maintaining, and Troubleshooting, 5e. Chapter 1 Introducing Hardware

Introduction CHAPTER 1

PC I/O. May 7, Howard Huang 1

Moodle WILLINGDON COLLEGE SANGLI (B. SC.-II) Digital Electronics

Microprocessors I MICROCOMPUTERS AND MICROPROCESSORS

Computers Are Your Future

Instruction Set Architectures

CMSC Lecture 03. UMBC, CMSC313, Richard Chang

IA-32 Architecture. Computer Organization and Assembly Languages Yung-Yu Chuang 2005/10/6. with slides by Kip Irvine and Keith Van Rhein

Computer Architecture Dr. Charles Kim Howard University

Description of the Simulator

CS Computer Architecture

TEAM 1073F'S TEXAS INSTRUMENTS ELECTRONIC ONLINE CHALLENGE THE DISASSEMBLY OF A COMPUTER TOWER. HP COMPAQ DC7900 CONVERTIBLE MINITOWER

The Central Processing Unit

CS 31: Intro to Systems ISAs and Assembly. Martin Gagné Swarthmore College February 7, 2017

History of the Intel 80x86

Computer Architecture

Computer Systems Architecture

Full file at

EMBEDDED SYSTEM BASICS AND APPLICATION

Computer Architecture. Introduction. Lynn Choi Korea University

administrivia final hour exam next Wednesday covers assembly language like hw and worksheets

Computer Architecture 2/26/01 Lecture #

ImageDP4 Video BIOS. Introduction. Background Information. When to Disable IO. 5 February 2016 V1.0.3

3rd Slide Set Operating Systems

Part 1 of 3 -Understand the hardware components of computer systems

Evolution of the Computer

Assembling Computers Summer Academy Presented by the Petters Research Institute (PRI) in cooperation with the Belize Defense Force

HARDWARE AND OPERATING SYSTEMS

DIGITA L LOGIC AND COMPUTER ORGA NIZATION

Technology in Action

Lecture 15 Intel Manual, Vol. 1, Chapter 3. Fri, Mar 6, Hampden-Sydney College. The x86 Architecture. Robb T. Koether. Overview of the x86

VIA Apollo P4X400 Chipset. Enabling Total System Performance

PREPARED BY S.RAVINDRAKUMAR, SENIOR ASSISTANT PROFESSOR/ECE,CHETTINAD COLLEGE OF ENGINEERING AND TECHNOLOGY Page 1

Introduction to Microprocessor

Introduction CHAPTER 1

Memory Models. Registers

Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk!

8. I/O Buses and Interfaces

Computer Organization and Programming

SYSTEM BUS AND MOCROPROCESSORS HISTORY

INTRODUCTION TO COMPUTERS

Computer & Microprocessor Architecture HCA103

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-11: 80x86 Architecture

Welcome to COMPSCI111/111G!

Calendar Description

ENIAC - background. ENIAC - details. Structure of von Nuemann machine. von Neumann/Turing Computer Architecture

The Components of the System Unit

Mother Board And Its Components By :- IMRAN QURESHI

3 Computer Architecture and Assembly Language

Lecture (02) x86 programming 1

Microprocessor. Dr. Rabie A. Ramadan. Al-Azhar University Lecture 1

The Instruction Set. Chapter 5

HW Trends and Architectures

Introduction to the Personal Computer

The x86 Architecture. ICS312 - Spring 2018 Machine-Level and Systems Programming. Henri Casanova

Computer System. Rui Wang, Assistant professor Dept. of Information and Communication Tongji University.

Representation of Information

Chapter 2. Prepared By: Humeyra Saracoglu

Chapter 1: Introduction to the Microprocessor and Computer 1 1 A HISTORICAL BACKGROUND

Transcription:

Homework Reading None (Finish all previous reading assignments) Machine Projects Continue with MP5 Labs Finish lab reports by deadline posted in lab Exam Next Class Open book / open notes 1

Hierarchy for 80286 Memory and I/O IBM PC-AT ( Advanced Technology in 1984) DOS 3.0 Operating System PC-AT bus evolved into Industry Standard Bus Many manufacturers built ISA-based PCs/cards ISA Bus Slow 6 MHz evolved to 8 MHz or 125 nsecs/cycle Address Bus 20 bits Data Bus 16 bits 2

IBM PC-AT Reference: http://www.vintage-computer.com/ibmpcat.shtml 3

Big Picture (80286) 80286 ROM Memory RAM Memory Hard Disk ISA Bus: 20/16 bits, 8 MHz (125 nsecs/cycle) RTC Keyboard Serial Port Parallel Port Floppy Disk 4

Hierarchy for 80486 Memory and I/O CPU Clock: 66 MHz Local Bus or CPU Bus Fast 33MHz / 32 bits wide Expansion Bus Controller (CPU-ISA Bridge) ISA Bus (Legacy) Slow 8 MHz or 125 nsecs/cycle Address Bus 20 bits Data Bus 16 bits 5

Big Picture (80486) CPU Local bus or CPU bus: fast (33 MHz, 32 bits) [30 nsec./cycle] Memory Cache Video Adapter Disk Expansion Bus Controller System ROM ISA bus: slow (8 MHz, 8/16 bits) [125 nsec./cycle] RTC Keyboard Serial Port Parallel Port Floppy Disk 6

Competition for ISA replacement Many vendors proposed busses to replace ISA as the technology improved IBM: Micro Channel Architecture (MCA) Extended Industry Standard Architecture (EISA) VESA Local Bus Intel: Peripheral Component Interconnect (PCI) PCI had won commercial battle by mid-90 s Medium Speed : 33 or 66 MHz / 32 or 64 bits wide For a while PCs had a mix of ISA and PCI slots 7

Hierarchy for Pentium Memory

Subsequent Evolution More and more of the random logic and VLSI chips surrounding the processor were included in Ultra-VLSI chips ( Motherboard chips ) The North Bridge allows highest speed access to program/data memory and high speed graphics processors (faster access than the PCI bus!) The South Bridge interfaces to PCI bus and incorporates devices for Ethernet, USB, etc. The Super I/O chip incorporates legacy interfaces Floppy Disk, Keyboard, Parallel Port, Serial Ports, etc. 9

Hierarchy for Pentium Memory and I/O Mother Board chip or chip set 10

Motherboard Chipsets The motherboard chip set provides the core logic and manages the motherboard's functions CPU: CPU NB: Northbridge GPU: Graphics SB: Southbridge Source: Wikipedia 11

Multi-core CPU Chips To increase processing power, multiple CPU s are included in high performance CPU chips Example Dual core:

X86-64 Architecture The x86-64 architecture is a 64-bit superset of the 32- bit x86 instruction set architecture x86-64 was designed by AMD who named it AMD64 It has been cloned by Intel under the name Intel 64 This leads to the vendor-neutral names x86-64 or x64 Backward Compatible! All instructions in the x86 instruction set can be executed by x86-64 CPUs x86-64 should not be confused with the Intel Itanium architecture known as IA-64 which is not compatible at native instruction set level with x86 or x86-64 13

Features X86-64 Architecture The number of named registers is increased from 8 (i.e. eax, ebx, ecx, edx, ebp, esp, esi, edi) to 16 All registers are expanded from 32 bits to 64 bits All ALU, memory-to-register, and register-tomemory operations are now 64-bits wide Pushes and pops on the stack are always in eightbyte strides, and pointers are eight bytes wide Virtual memory address space up to 256 terabytes Physical address space up to 1 terabyte 14

Intel/HP Itanium Processor Intel Itanium architecture (formerly called IA-64) originated at Hewlett-Packard and was later jointly developed with Intel This VLIW processor family has had limited success in servers and high performance computing systems Intel hoped it would also find broader acceptance as a replacement for the original x86 architecture That hasn t happened due to the success of x86-64 which has better backward compatibility with earlier x86 hardware and software Some people have critiqued Itanium as a failure 15

Moore s Law Gordon Moore made a famous observation in 1965, just four years after the first planar integrated circuit was discovered Moore observed an exponential growth in the number of transistors per chip and predicted that this trend would continue Later dubbed as Moore's Law, the doubling of transistors every couple of years, has been maintained, and still holds true today 16

Moore s Law - Originally Gordon Moore's original graph, showing projected transistor counts, long before the term Moore's law was coined (Peter Bright, Feb 10, 2016) 17

Moore s Law - More Recently 18

Moore s Law 19

Moore s Law Ending? There is some concern today that we are nearing the end of Moore s Law Chip scientists are nearly at the point where they are manipulating material as small as atoms. When they hit that mark within the next five years or so, they may bump into the boundaries of how tiny semiconductors can become. * *Boston Globe, May 5, 2016 20