Accelerating Insights In the Technical Computing Transformation

Similar documents
Intel Many Integrated Core (MIC) Architecture

Intel HPC Technologies Outlook

High Performance Computing The Essential Tool for a Knowledge Economy

April 2 nd, Bob Burroughs Director, HPC Solution Sales

Intel s Architecture for NFV

Maximize Performance and Scalability of RADIOSS* Structural Analysis Software on Intel Xeon Processor E7 v2 Family-Based Platforms

HPCG on Intel Xeon Phi 2 nd Generation, Knights Landing. Alexander Kleymenov and Jongsoo Park Intel Corporation SC16, HPCG BoF

Evolving Small Cells. Udayan Mukherjee Senior Principal Engineer and Director (Wireless Infrastructure)

Installation Guide and Release Notes

Knights Corner: Your Path to Knights Landing

Intel technologies, tools and techniques for power and energy efficiency analysis

HPC. Accelerating. HPC Advisory Council Lugano, CH March 15 th, Herbert Cornelius Intel

Intel HPC Portfolio September Emiliano Politano Technical Account Manager

Small File I/O Performance in Lustre. Mikhail Pershin, Joe Gmitter Intel HPDD April 2018

Ernesto Su, Hideki Saito, Xinmin Tian Intel Corporation. OpenMPCon 2017 September 18, 2017

Accelerating HPC. (Nash) Dr. Avinash Palaniswamy High Performance Computing Data Center Group Marketing

What s P. Thierry

Installation Guide and Release Notes

INTEL PERCEPTUAL COMPUTING SDK. How To Use the Privacy Notification Tool

Desktop 4th Generation Intel Core, Intel Pentium, and Intel Celeron Processor Families and Intel Xeon Processor E3-1268L v3

OpenCL* and Microsoft DirectX* Video Acceleration Surface Sharing

Intel Parallel Studio XE 2011 for Windows* Installation Guide and Release Notes

Intel Cache Acceleration Software for Windows* Workstation

Ravindra Babu Ganapathi

Sample for OpenCL* and DirectX* Video Acceleration Surface Sharing

unleashed the future Intel Xeon Scalable Processors for High Performance Computing Alexey Belogortsev Field Application Engineer

Intel SSD DC P3700 & P3600 Series

Munara Tolubaeva Technical Consulting Engineer. 3D XPoint is a trademark of Intel Corporation in the U.S. and/or other countries.

Intel Xeon Processor E v3 Family

Intel Parallel Studio XE 2011 SP1 for Linux* Installation Guide and Release Notes

HPCG Results on IA: What does it tell about architecture?

Bitonic Sorting. Intel SDK for OpenCL* Applications Sample Documentation. Copyright Intel Corporation. All Rights Reserved

Intel Core TM i7-4702ec Processor for Communications Infrastructure

Intel Atom Processor D2000 Series and N2000 Series Embedded Application Power Guideline Addendum January 2012

Performance Evaluation of NWChem Ab-Initio Molecular Dynamics (AIMD) Simulations on the Intel Xeon Phi Processor

Intel Core TM Processor i C Embedded Application Power Guideline Addendum

Intel Xeon Phi Coprocessor. Technical Resources. Intel Xeon Phi Coprocessor Workshop Pawsey Centre & CSIRO, Aug Intel Xeon Phi Coprocessor

Intel Atom Processor E6xx Series Embedded Application Power Guideline Addendum January 2012

Installation Guide and Release Notes

Intel Desktop Board DZ68DB

Bitonic Sorting Intel OpenCL SDK Sample Documentation

Innovating and Integrating for Communications and Storage

IFS RAPS14 benchmark on 2 nd generation Intel Xeon Phi processor

Intel Xeon Phi coprocessor (codename Knights Corner) George Chrysos Senior Principal Engineer Hot Chips, August 28, 2012

MICHAL MROZEK ZBIGNIEW ZDANOWICZ

NVMe Over Fabrics: Scaling Up With The Storage Performance Development Kit

Andreas Schneider. Markus Leberecht. Senior Cloud Solution Architect, Intel Deutschland. Distribution Sales Manager, Intel Deutschland

Intel Parallel Studio XE 2011 for Linux* Installation Guide and Release Notes

SELINUX SUPPORT IN HFI1 AND PSM2

Intel Parallel Studio XE 2015 Composer Edition for Linux* Installation Guide and Release Notes

Re-Architecting Cloud Storage with Intel 3D XPoint Technology and Intel 3D NAND SSDs

Software Evaluation Guide for ImTOO* YouTube* to ipod* Converter Downloading YouTube videos to your ipod

John Hengeveld Director of Marketing, HPC Evangelist

Software Evaluation Guide for CyberLink MediaEspresso *

LNet Roadmap & Development. Amir Shehata Lustre * Network Engineer Intel High Performance Data Division

The Intel Processor Diagnostic Tool Release Notes

How to Create a.cibd/.cce File from Mentor Xpedition for HLDRC

Drive Recovery Panel

Mobility: Innovation Unleashed!

6th Generation Intel Core Processor Series

Expand Your HPC Market Reach and Grow Your Sales with Intel Cluster Ready

FAST FORWARD TO YOUR <NEXT> CREATION

The Intel Xeon Phi Coprocessor. Dr-Ing. Michael Klemm Software and Services Group Intel Corporation

Innovation Accelerating Mission Critical Infrastructure

Erkenntnisse aus aktuellen Performance- Messungen mit LS-DYNA

Intel Desktop Board DG41RQ

Opportunities and Challenges in Sparse Linear Algebra on Many-Core Processors with High-Bandwidth Memory

Intel Desktop Board D975XBX2

How to Create a.cibd File from Mentor Xpedition for HLDRC

Intel Desktop Board D945GCLF2

THE STORAGE PERFORMANCE DEVELOPMENT KIT AND NVME-OF

Intel Cluster Toolkit Compiler Edition 3.2 for Linux* or Windows HPC Server 2008*

OMNI-PATH FABRIC TOPOLOGIES AND ROUTING

Technology challenges and trends over the next decade (A look through a 2030 crystal ball) Al Gara Intel Fellow & Chief HPC System Architect

IXPUG 16. Dmitry Durnov, Intel MPI team

Intel Solid State Drive NVMe* Windows* driver for the Intel Optane TM SSD 900P Series

Intel SDK for OpenCL* - Sample for OpenCL* and Intel Media SDK Interoperability

Intel Desktop Board D945GCCR

Intel Knights Landing Hardware

Intel Desktop Board DP55SB

Intel Solid State Drive Client PCIe* Microsoft* Windows* Driver

Intel Desktop Board D945GCLF

Installation Guide and Release Notes

Efficient Parallel Programming on Xeon Phi for Exascale

Intel Architecture 2S Server Tioga Pass Performance and Power Optimization

Intel & Lustre: LUG Micah Bhakti

Intel Desktop Board D946GZAB

Intel Desktop Board DH55TC

Intel 945(GM/GME)/915(GM/GME)/ 855(GM/GME)/852(GM/GME) Chipsets VGA Port Always Enabled Hardware Workaround

Netweb Technologies Delivers India s Fastest Hybrid Supercomputer with Breakthrough Performance

Intel High-Performance Computing. Technologies for Engineering

Technologies and application performance. Marc Mendez-Bermond HPC Solutions Expert - Dell Technologies September 2017

Agenda. Optimization Notice Copyright 2017, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Intel 848P Chipset. Specification Update. Intel 82848P Memory Controller Hub (MCH) August 2003

Intel Integrated Native Developer Experience 2015 Build Edition for OS X* Installation Guide and Release Notes

Non-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance

LED Manager for Intel NUC

Intel Atom Processor E3800 Product Family Development Kit Based on Intel Intelligent System Extended (ISX) Form Factor Reference Design

Intel Manycore Platform Software Stack (Intel MPSS)

Accelerate Finger Printing in Data Deduplication Xiaodong Liu & Qihua Dai Intel Corporation

Transcription:

Accelerating Insights In the Technical Computing Transformation Dr. Rajeeb Hazra Vice President, Data Center Group General Manager, Technical Computing Group June 2014

TOP500 Highlights Intel Xeon Phi TM in Jun 14 list #1 TOP500 system #1 Intel Xeon Phi TM Total Rmax > GPU s Total Rmax 427 of 500 (85%) of all systems 111 of 114 (97%) of new systems Use Intel processors PRACE ISC Award 2014 1 st Sustained 1PFlop Real Science Performance on an IA-based System Source: www.top.500.org

$/FLOP 10 8 10 5 The Democratization of HPC A 20 Year Retrospective >15,000X IMPROVEMENT 1 10 1 1994 YEAR Beowulf Cluster 2014 Pioneering Science High ROI Industry Innovations *Source: Intel per socket estimate comparing Intel DX4 TM processor (Beowulf) versus Intel Xeon Phi TM (Knights Corner) Other brands and names are the property of their respective owners.

New Usages HPC s Next Stage New Access New Models 3D Printing HPC Cloud Service Crowdsourcing Other brands and names are the property of their respective owners.

Technology Waterfalls from the Top Top 500 <15 % Performance Waterfall* #1 Top500 System to Single Socket 6-8 years #1 to #500 All Other Technical Computing >85% ~9 years #500 to Single Socket % of sockets sold Source: Top500.org and Intel Estimate of Top500 sockets as % of sum of analysts reports of HPC and branded Workstations sockets. Performance waterfall timelines based on TOP500.org statistics (#1-#500) and Intel estimate (#500 to projected Intel Knights Landing) Other brands and names are the property of their respective owners. *plus..similar waterfalls for other capabilities in areas like fabrics, storage, software,

from Unabated System Innovation At The Top Interconnect Reliability and Resiliency Processor Performance Standard Programming Model for Parallelism Power Efficiency Memory & Storage

Unveiling Details of Knights Landing (Next Generation Intel Xeon Phi Products) Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel Xeon Processors 2 nd half 15 1 st commercial systems 3+ TFLOPS 1 In One Package Parallel Performance & Density Compute: Energy-efficient IA cores 2 Microarchitecture enhanced for HPC 3 3X Single Thread Performance vs Knights Corner 4...... Intel Xeon Processor Binary Compatible 5 Intel Silvermont Arch. Enhanced for HPC On-Package Memory: up to 16GB at launch 1/3X the Space 6 Integrated Fabric Processor Package 5X Bandwidth vs DDR4 7 5X Power Efficiency 6 Jointly Developed with Micron Technology All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. 1 Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floatingpoint operations per second per cycle.. 2 Modified version of Intel Silvermont microarchitecture currently found in Intel Atom TM processors. 3 Modifications include AVX512 and 4 threads/core support. 4 Projected peak theoretical single-thread performance relative to 1 st Generation Intel Xeon Phi Coprocessor 7120P (formerly codenamed Knights Corner). 5 Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). 6 Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5). 7 Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels populated. Conceptual Not Actual Package Layout

Announcing Intel Omni Scale The Next-Generation Fabric Designed for Maximum Scalability Rich Set of Programming Models Intel Omni Scale Fabric INTEGRATION Intel Omni Scale Fabric Flexible Configurations End-to-End Solution Starting with Knights Landing Future 14nm generation Coming in 15 PCIe Adapters Edge Switches Director Systems Intel Silicon Photonics Open Software Tools* Intel True Scale Fabric Upgrade Program Helps Your Transition *OpenFabrics Alliance Other brands and names are the property of their respective owners

The Future Is Here Knights Landing Supercomputer the 1 st of Many System name: Cori >9300 Knights Landing nodes Next Generation Intel Xeon Phi Products (Knights Landing)..a significant step in advancing supercomputing design toward the kinds of computing systems we expect to see in the next decade as we advance to exascale. Steve Binkley Associate Director of the Office of Advanced Scientific Computing Research Cori will provide a significant increase in capability for our users and will provide a platform for transitioning our very broad user community to many core architectures. Sudip Dosanjh NERSC Director *Source: NERSC.gov announcement April 29, 2014. DOE--National Energy Research Scientific Computing Center Other brands and names are the property of their respective owners Knights Landing: Next generation Intel Xeon Phi TM processor and Intel Xeon Phi TM coprocessor

AMBER AVBP (Large Eddy) Blast WRF VISIT VASP UTBENCH SU2 SG++ SeisSol, GADGET, SG++ ROTOR SIM Quantum Espresso Modernizing Community Codes Together Intel Parallel Computing Centers R Optimized integral OPENMP/ MPI Openflow NWChem NEMO5 MPAS Mardyn BUDE MACPO CAM-5 Ls1 CASTEP Harmonie Castep GTC CESM CFSv2 CIRCAC Plus User Groups Forming GS2 Gromacs GPAW CliPhi (COSMOS) COSA Cosmos DL-MESO DL-Poly ECHAM6 Elmer FrontFlow/Blue Code GADGET GAMESS-US codes Other brands and names are the property of their respective owners.

Legal Disclaimer Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm Intel, Intel Xeon, Intel Xeon Phi, Intel Atom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries. Copyright 2014, Intel Corporation *Other brands and names may be claimed as the property of others. Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.the cost reduction scenarios described in this document are intended to enable you to get a better understanding of how the purchase of a given Intel product, combined with a number of situation-specific variables, might affect your future cost and savings. Nothing in this document should be interpreted as either a promise of or contract for a given level of costs. Intel Advanced Vector Extensions (Intel AVX)* are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you should consult your system manufacturer for more information. *Intel Advanced Vector Extensions refers to Intel AVX, Intel AVX2 or Intel AVX-512. For more information on Intel Turbo Boost Technology 2.0, visit http://www.intel.com/go/turbo All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Optimization Notice Intel s compilers may or may not optimize to the same degree for non-intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804