An Upgraded ATLAS Central Trigger for 2015 LHC Luminosities

Similar documents
The ATLAS Level-1 Muon to Central Trigger Processor Interface

Status of the ATLAS Central Trigger

Upgrade of the ATLAS Level-1 Trigger with event topology information

RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters

CMX (Common Merger extension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011

Trigger and Data Acquisition: an ATLAS case study

LVL1 e/γ RoI Builder Prototype

ATLAS TDAQ RoI Builder and the Level 2 Supervisor system

PoS(EPS-HEP2017)523. The CMS trigger in Run 2. Mia Tosi CERN

The ATLAS Trigger System: Past, Present and Future

Detector Control LHC

The ATLAS Muon to Central Trigger Processor Interface Upgrade for the Run 3 of the LHC

An ATCA framework for the upgraded ATLAS read out electronics at the LHC

Trigger and Data Acquisition at the Large Hadron Collider

LHC Detector Upgrades

The LHCb upgrade. Outline: Present LHCb detector and trigger LHCb upgrade main drivers Overview of the sub-detector modifications Conclusions

THE ALFA TRIGGER SIMULATOR

Fast pattern recognition with the ATLAS L1Track trigger for the HL-LHC

CMX Hardware Status. Chip Brock, Dan Edmunds, Philippe Yuri Ermoline, Duc Bao Wojciech UBC

The Database Driven ATLAS Trigger Configuration System

Status and planning of the CMX. Wojtek Fedorko for the MSU group TDAQ Week, CERN April 23-27, 2012

The CMS Computing Model

Tracking and flavour tagging selection in the ATLAS High Level Trigger

ATLAS, CMS and LHCb Trigger systems for flavour physics

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System

The GAP project: GPU applications for High Level Trigger and Medical Imaging

Track-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida

Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger

The ATLAS Data Acquisition System: from Run 1 to Run 2

CMX Hardware Overview

The new detector readout system for the ATLAS experiment

Trigger Layout and Responsibilities

CMS FPGA Based Tracklet Approach for L1 Track Finding

THE ATLAS DATA ACQUISITION SYSTEM IN LHC RUN 2

IEEE Nuclear Science Symposium San Diego, CA USA Nov. 3, 2015

A LVL2 Zero Suppression Algorithm for TRT Data

The CMS Event Builder

The FTK to Level-2 Interface Card (FLIC)

Module Performance Report. ATLAS Calorimeter Level-1 Trigger- Common Merger Module. Version February-2005

Atlantis MultiRob Scenario

Challenges and performance of the frontier technology applied to an ATLAS Phase-I calorimeter trigger board dedicated to the jet identification

RPC Trigger Overview

Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade

WBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review June 5, 2002

Timing distribution and Data Flow for the ATLAS Tile Calorimeter Phase II Upgrade

First LHCb measurement with data from the LHC Run 2

The ATLAS Data Flow System for LHC Run 2

J. Castelo. IFIC, University of Valencia. SPAIN DRAFT. V1.0 previous to 5/6/2002 phone meeting

CMS Calorimeter Trigger Phase I upgrade

ATLAS PILE-UP AND OVERLAY SIMULATION

CSC Trigger Motherboard

Update on PRad GEMs, Readout Electronics & DAQ

Velo readout board RB3. Common L1 board (ROB)

Streaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab

Upgrading the ATLAS Tile Calorimeter electronics

Trigger Report. W. H. Smith U. Wisconsin. Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities CMS

Muon Trigger Electronics in the Counting Room

The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System

Level 0 trigger decision unit for the LHCb experiment

The CMS L1 Global Trigger Offline Software

The ATLAS High Level Trigger Region of Interest Builder

Level-1 Regional Calorimeter Trigger System for CMS

Construction of the Phase I upgrade of the CMS pixel detector

PoS(High-pT physics09)036

A generic firmware core to drive the Front-End GBT-SCAs for the LHCb upgrade

The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System

A 3-D Track-Finding Processor for the CMS Level-1 Muon Trigger

Scenarios for a ROB system built with SHARC processors. Jos Vermeulen, 7 September 1999 Paper model results updated on 7 October 1999

SoLID GEM Detectors in US

Electronics, Trigger and Data Acquisition part 3

Stefan Koestner on behalf of the LHCb Online Group ( IEEE - Nuclear Science Symposium San Diego, Oct.

Modeling and Validating Time, Buffering, and Utilization of a Large-Scale, Real-Time Data Acquisition System

S-LINK: A Prototype of the ATLAS Read-out Link

Level-1 Data Driver Card of the ATLAS New Small Wheel Upgrade Compatible with the Phase II 1 MHz Readout

Prompt data reconstruction at the ATLAS experiment

TileCal ROD Hardware and Software Requirements

WBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Status Review November 20, 2003

Development and test of a versatile DAQ system based on the ATCA standard

DTTF muon sorting: Wedge Sorter and Barrel Sorter

The ALICE High Level Trigger

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

b-jet identification at High Level Trigger in CMS

Development and test of the DAQ system for a Micromegas prototype to be installed in the ATLAS experiment

The performance of the ATLAS Inner Detector Trigger Algorithms in pp collisions at the LHC

Common Software for Controlling and Monitoring the Upgraded CMS Level-1 Trigger

Implementation of a PC-based Level 0 Trigger Processor for the NA62 Experiment

The First Integration Test of the ATLAS End-Cap Muon Level 1 Trigger System

2008 JINST 3 T The ATLAS ROBIN TECHNICAL REPORT

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

Calorimeter Trigger Hardware Update

ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS. University of Mannheim, B6, 26, Mannheim, Germany

USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000

Muon Port Card Upgrade Status May 2013

Software for implementing trigger algorithms on the upgraded CMS Global Trigger System

DT TPG STATUS. Trigger meeting, September INFN Bologna; INFN Padova; CIEMAT Madrid. Outline: most updates on Sector Collector system

L1 and Subsequent Triggers

ATLAS NOTE. December 4, ATLAS offline reconstruction timing improvements for run-2. The ATLAS Collaboration. Abstract

Trigger/DAQ design: from test beam to medium size experiments

Physics CMS Muon High Level Trigger: Level 3 reconstruction algorithm development and optimization

FELI. : the detector readout upgrade of the ATLAS experiment. Soo Ryu. Argonne National Laboratory, (on behalf of the FELIX group)

Transcription:

An Upgraded ATLAS Central Trigger for 2015 LHC Luminosities ICALEPCS, Oct 6-11 2013, San Francisco Christian Ohm on behalf of the ATLAS TDAQ Collaboration CERN Oct 10, 2013 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 1 / 26

Outline Outline 1 Introduction The Large Hadron Collider & ATLAS The ATLAS trigger and data acquisition system 2 The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) Muon-to-CTP Interface (MUCTPI) 3 Upgrade plans Motivation for upgrade Hardware upgrade of CTP Firmware upgrade of the MUCTPI 4 Summary C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 2 / 26

Introduction Outline 1 Introduction The Large Hadron Collider & ATLAS The ATLAS trigger and data acquisition system 2 The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) Muon-to-CTP Interface (MUCTPI) 3 Upgrade plans Motivation for upgrade Hardware upgrade of CTP Firmware upgrade of the MUCTPI 4 Summary C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 3 / 26

Introduction The ATLAS trigger and data acquisition system The ATLAS experiment at CERN s Large Hadron Collider The ATLAS experiment General-purpose detector: from precision SM measurements to Higgs and BSM searches Interested mainly in rare processes need to select most interesting collision events trigger system The Large Hadron Collider (LHC) Collides protons (and/or Pb ions) at 40 MHz in a 27-km tunnel Run I: 2010-2012: s = 7-8 TeV (pp) L 1033 cm 2 s 1 Run II starting in 2015: s for pp: 13-14 TeV L & 1034 cm 2 s 1 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 4 / 26

Introduction The ATLAS trigger and data acquisition system The trigger and data acquisition system in ATLAS The trigger system decides what collision events are saved for offline analysis! Three levels sequentially refine selection hardware software latency 2.5 µs rate Hz 7 khz 75 ms khz 1 s ~ 00 Hz Tracking Calo/Muon/Forward Detectors LVL1 CTP Event Filter (EF) LVL2 Event-Builder Data recording Pipeline Memories Readout Drivers (ROD) Readout Buffers (ROB) Full-event buffers, processor subfarms Typical rates for Run I above. Expected in Run II: 100 khz L1, 1 khz HLT. Level 1 hardware-based, custom electronics modules Synchronized with LHC collisions Reduced-granularity detector data Sends Region-of-Interest (RoI) info to Level 2 High-Level Trigger (HLT) software-based, runs on PC farm Level 2 uses full-granularity data in RoIs Event Filter uses more sophisticated reconstruction algorithms and full event information C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 6 / 26

The existing Level-1 Central Trigger systems Outline 1 Introduction The Large Hadron Collider & ATLAS The ATLAS trigger and data acquisition system 2 The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) Muon-to-CTP Interface (MUCTPI) 3 Upgrade plans Motivation for upgrade Hardware upgrade of CTP Firmware upgrade of the MUCTPI 4 Summary C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 7 / 26

The existing Level-1 Central Trigger systems Overview of the Level-1 Trigger Calorimeters! RPC! TGC! Cluster! Processor! Pre-processor! Jet/Energy Processor! Barrel! muon! trigger! L1Muon! End-cap muon! trigger! Muon-to-CTP Interface! L1Calo! L1CT! Central Trigger Processor! TTC! TTC!! TTC! Sub-detector front-end/read-out electronics! C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 8 / 26

The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) The Central Trigger Processor (CTP) LHC! 4 31! 4 31! 4 31! 28! CTPMI! CTPIN! CTPIN! CTPIN! CTPCAL! COM bus! PIT bus! CAL bus! What does the CTP do? CTPCORE! CTPMON! CTPOUT! CTPOUT! CTPOUT! CTPOUT! LVL2! DAQ! 5 LTP! 5 LTP! 5 LTP! 5 LTP! Modules (VME, 6U/9U) CTPMI: Machine Interface CTPIN: Input module CTPCORE: Core module CTPOUT: Output module CTPMON: Monitoring module CTPCAL: Calibration module CTP backplanes Common (COM): timing and trigger Pattern-In-Time (PIT): trigger inputs Calibration requests (CAL) Receives LHC timing signals and trigger inputs, generates L1 Accept (L1A) Sends summary info to L2 & DAQ, and timing signals and L1A to sub-detectors Generates dead time to protect sub-detector read-out electronics C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 9 / 26

The existing Level-1 Central Trigger systems III. MUCTPI ARCHITECTURE The Muon-to-CTP Interface (MUCTPI) The MUCTPI system consists of a 9U VME chassis with a dedicated active backplane and three types of custom designed modules as shown in Figure 3 below. 13 x 13 x 13 x 16 x MIOCT MIOCT MIOCT 208 Sector Logic inputs MIBAK + Binary Adder Tree MICTP MIROD Figure 3: MUCTPI architecture Trigger Readout Timing CTP DAQ LVL2 The different components of the MUCTPI system are introduced in the following sections. A. MIOCT Module Muon-to-CTP LHC orbit Interface signal (MUCTPI) and the event counter reset, from the CTP and distributes them through the backplane to the other modules in the MUCTPI crate. The MICTP also provides features for monitoring the multiplicity sums through the VME bus. What C. does MIROD themodule MUCTPI do? The Summarizes readout driver candidates module collects found the muon by candidates muon from the 16 MIOCT modules and the multiplicity from the MICTP trigger for every detector L1A received. electronics It then sends this data after formatting to the Level-2 trigger and the DAQ system. The are used Removes for this purpose. double The candidates MIROD also allows reported reading out the selected by overlapping muon candidate sectors data via the VME bus for monitoring purposes. The Reports existing candidate MIROD prototype multiplicities also needed for six to be redesigned, programmable since it was pnot T thresholds directly compatible to the with the ATLAS CTP standard version of the S-LINK [3] mezzanine cards (HOLA). The design and implementation of the final MIROD Three module types are presented of modules in section V communicate below. via the D. MIBAK MIBAK backplane: Backplane The MICTP: dedicated communicates active backplane with calculates the the CTP overall multiplicity by adding the muon candidate multiplicities from the 16 MIROD: MIOCT handles modules. read-out, The multiplicity summing is performed communicates by a binary adder withtree data implemented acquisition using Altera MAX7000 CPLDs for low latency. In addition the backplane implements and Level-2 a bus for trigger the transfer systems of readout data from the MIOCT modules and the MICTP to the MIROD. This shared readout MIOCT: bus uses a processes token passing signals protocol from for arbitration the and is based muon Bus trigger LVDS detectors (BLVDS) [4] insignaling. each octant Finally the MIBAK distributes the trigger and timing signals with lowskew to all the modules in the crate. The MIBAK is mounted in the J3 position of the 9U VME crate. C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 10 / 26

Upgrade plans Outline 1 Introduction The Large Hadron Collider & ATLAS The ATLAS trigger and data acquisition system 2 The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) Muon-to-CTP Interface (MUCTPI) 3 Upgrade plans Motivation for upgrade Hardware upgrade of CTP Firmware upgrade of the MUCTPI 4 Summary C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 11 / 26

Upgrade plans Motivation for upgrade Motivation for upgrade: CTP resources DT BUSY PIT 160 L U T TBP TAP 256 C A M 256 P S C 256 V E T O TAV 256 O R L1A 160 selected CTPIN signals via PIT bus Look-up tables and content-addressable memories form items from logical combinations of inputs Pre-scales: allows selecting 1 of n triggers, applied per item Veto: caused by dead time to protect busy read-out electronics During a typical run in 2012: Feature Used Available CTPIN input cables 9 12 PIT bus lines 160 160 CTPCORE trigger items 241 256 CTPCORE bunch groups 8 8 CTPCORE front inputs 0 0 Max # bits in OR 6 12 Per-bunch item counters 12 12 Output cables to TTC 20 20 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 12 / 26

Upgrade plans Motivation for upgrade Motivation for upgrade: topological algorithms at Level 1 Calorimeters! RPC! TGC! L1Calo! Cluster! Processor! Pre-processor! Topological! Processor! Jet/Energy Processor! Barrel! muon! trigger! L1Muon! End-cap muon! trigger! Muon-to-CTP Interface! Converter! L1CT! Central Trigger Processor! TTC! TTC!! TTC! Sub-detector front-end/read-out electronics! Same L1A rate at higher luminosities more intelligent selection exploit difference in event topology for signal and background Requires modifications of the CTP and MUCTPI systems C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 13 / 26

Upgrade plans Hardware upgrade of CTP Hardware upgrade of the CTP Upgraded COM backplane to allow multiple partitions and a fifth CTPOUT+ (and PIT operated with DDR) Redesigned core module, CTPCORE+ Increased inputs, items and monitoring resources 192 optical/low-latency electrical front-panel inputs Up to three simultaneous L1A partitions (useful e.g. for concurrent commissioning and calibration runs) New CTPOUT+: supports multiple partitions and per-bunch monitoring Firmware upgrades to CTPIN and CTPMON modules CTPMI! CTPIN! CTPIN! CTPIN! CTPCAL! COM bus! PIT bus! CAL bus! Feature Used (2012) Available Upgrade CTPIN input cables 9 12 12 PIT bus lines 160 160 320 CTPCORE trigger items 241 256 512 CTPCORE bunch groups 8 8 16 CTPCORE front inputs 0 0 192 Max # bits in OR 6 12 15 Per-bunch item counters 12 12 256 Output cables to TTC 20 20 25 LHC! 4 31! 4 31! 4 31! 28! CTPCORE+! CTPMON! CTPOUT+! CTPOUT+! CTPOUT+! CTPOUT+! CTPOUT+! LVL2! DAQ! 5 LTP! 5 LTP! 5 LTP! 5 LTP! 5 LTP! (thick lines highlight changes, dashed for firmware-only) C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 14 / 26

Upgrade plans Hardware upgrade of CTP Trigger path in post-ls1 CTP & parallel partitions LUT Look- Up Tables BGRP Bunch GRouP DT DeadTime ITM Trigger ITeM L1A Level- 1 Accept CAM Content Addressable Memory PSC PreSCaling PIT PaPern In Time TBP Trigger item Before Prescale TAP Trigger item ARer Prescale TAV Trigger item ARer Veto DT BUSY PIT electrical or opacal 320 192 L U T 512 C A M ITM TBP TAP B P G 512 512 S 512 R C P V E T O TAV 512 O R x 3 L1A One primary physics partition Up to two secondary partitions for parallel calibration and commissioning runs Trigger menu shared by all partitions, in each partition only a sub-set of items yield a L1A, and dead-time generation is treated separately Only the primary partition sends information to DAQ/Level-2 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 15 / 26

Upgrade plans Firmware upgrade of the MUCTPI Firmware upgrade of the MUCTPI Provide new topological processor with muon candidate information: MIOCT firmware upgrade (and new electrical-to-optical converter board) 8x over-clocking two local electrical outputs 16 bits per octant board (256 bits per event) How should these bits be used? What physics processes depend on topological triggers involving muons at Level 1? E.g. B-physics (Bs µ+ µ ), LFV τ decays (τ 3µ, τ 3µγ),... Limited logic resources left in FPGAs of existing MIOCT module keep it simple Will send info about up to two muon candidates per octant: 0 1 1 1 0 0 1 0 pt Candidate 1 0 1 0 1 1 1 0 1 pt Candidate 2 angular resolution η φ 0.35 0.1, three pt thresholds C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 16 / 26

Summary Outline 1 Introduction The Large Hadron Collider & ATLAS The ATLAS trigger and data acquisition system 2 The existing Level-1 Central Trigger systems Central Trigger Processor (CTP) Muon-to-CTP Interface (MUCTPI) 3 Upgrade plans Motivation for upgrade Hardware upgrade of CTP Firmware upgrade of the MUCTPI 4 Summary C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 17 / 26

Summary Summary & conclusions Central Trigger Processor (CTP) system New CTPCORE+ and CTPOUT+ modules and COM bus, PIT bus at DDR more resources in terms of trigger inputs and monitoring, etc. new features, most importantly the capability to run several parallel L1A partitions Muon-to-CTP Interface (MUCTPI) system Outlook Hardware of MUCTPI remains unchanged in Long Shutdown 1 Firmware upgrade of MIOCT module allows sending reduced granularity muon data to topological trigger processor (complete MUCTPI redesign for Phase-I Upgrade in 2018, providing full-granularity data) On schedule to start commissioning from mid-2014 Lots of work on testing of hardware and developing firmware and software for the upgraded systems C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 18 / 26

Back-up material Back-up slides C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 19 / 26

o tionality Back-up material Functionality of current CTP system Calorimeter Trigger LHC Muon Trigger CTP TTC Partitions Forward detectors LVL2 DAQ Configuration Control Monitoring Trigger: Timing: Combine triggers from L1Calo, L1Muon (via MuCTPI) & other detectors Flexible logical combinations defined in trigger menu BG masking, pre-scaling, deadtime generation Generate L1A and trigger-type word Receive bunch clock and orbit signals from LHC Add L1A, trigger-type word and event-counter reset (ECR) Distribute to TTC partitions, receive busy and calibration requests Read-out: Control: Send RoI to L2 and read-out data to DAQ Configuration stored in trigger and 3 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 20 / 26

Back-up material verclocking @80 MHz foreseen => 192 inputs (even 160MHz possible) Design of the new CTPCORE+ module mportant for latency critical signals g (vs 8) enerators vs 12) 2ELC9:&!"#$$%"&M&!#N#?$&& O#$?(>:&.0JE&8(;<=>(?%6& '7!&89:&8(;<=>(?%& @AB&C#)&D&4B&EFG&.HHI6& I-E& 2EL& +',-& 80Z&JI8Z&L0I&& `&K&89:T& Q@-&.="#N("T6& P&K&Q@-&.:%;R?S("T6& I-E& +',-&& 0R?)"R>& I%(SR9)] ER?#)R"#?$& +',-&./012/345!6& '7!Z&!8'Z&!-'Z&!-2&.@AK&A\3&,8S6&!"#$$%"&'()*& +',-&./012/345!6& @PK& A\3,8S& @PK& A\3,8S& E#?#& 'JH&!K& O+'& O+'& E#?#& 'JH& IK&,'O&YN%&.0!I'6& H-U&& OVQ7WX& Q2QP&& OVQ7WX& J=Y;(>& J9)=9):& ^P&L>%;)"#;(>&7?=9):&.Q2HO6&_"RN&Q@!R=R& J=Y;(>&!"#$$%"& 7?=9):&.!R=RZ& 0E/Z&E[0!'76& C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 21 / 26

Back-up material Status of Board Development Layout of the new CTPCORE+ module CTPCORE+ Optical Inputs Electrical Inputs (3x64bits) DAQ/ROIB VME PIT bus COM+CAL bus Prelimina are comp Prototype available Prototype available North FP South FP Note the not plann Run-2 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 22 / 26

Back-up material Initial tests show no errors in 24 hours, i.e. BER < 1e-12 Long term Bit Error Rate tests ongoing Output capability per octant is then 16 bits per BC So what do we do with this new bandwidth? Tests of over-clocking of MIOCT modules MIOCTs( MIOCT$0$ MIOCT$1$ NIM$ NIM$to$LVDS$FMC$ NIM(to(LVDS(FMC( LVDS$ FPGA(board( Ethernet$ Controller( Bit Pattern: STABLE UNSTABLE Data rate: 320Mb/s PRBS length: 2 31-1 Scope$ 11/07/2013 Taylor Childers TDAQ Week Initial tests results: zero errors during 24 hours for phases marked in green, suggesting bit-error rate < 10 12 Shows that 8x over-clocking, i.e. running at 320 MHz, is possible 5 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 23 / 26

Back-up material The MuCTPiToTopo electrical-to-optical converter board Feeding MuCTPi information to L1Topo Details in: ATL-DAQ-INT-2012-003 O.Igonkina, J.Vermeulen 32 LEMO cables from MuCTPi Prototype of L1Topo FPGA development kit Can deliver 256 bits from MuCTPi per event to L1Topo What s the best way of using this information? Monday, March 11, 13 C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 2 24 / 26

Back-up material The MuCTPiToTopo electrical-to-optical converter board FMC)board)with)LEMO) connectors)goes)here) FMC)board)with)2)QSFP+) transceivers)goes)here) USB))i/f) to)uart:) G>)control) USB) JTAG)i/f)) G>)loading) of)firmware) Xilinx)VirtexG7)FPGA) C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 VC707) EvaluaPon) Kit) Oct 10, 2013 25 / 26

Back-up material Technical)detail) The MuCTPiToTopo MuCTPiToTopo) electrical-to-optical converter board In_0% @320%MHz% IDELAY% =0x00?% K28.5% K28.1% GTX) 16/20%bits%@320% MHz% 8B/10B% 16% 20% 8B/10B% Serializer% Replacement%of%0x00%into%<K28.5>%/%<K28.1>% Solves%85bit%word%alignment.%%Both%contain% Comma.% % Need%to%solve%MSB/LSB%alignment%at%Topo% (usually%done%by%ordered%set% <K28.5><D16.2>%Or%<K28.5><D5.6>% but%we%choose%<k28.5><k28.1>)% 6.4%Gbps% or% In_15% IDELAY% Latency:% =0x00?% 1st% 320%MHz% Clock%Tick% 2nd?% 320%MHz% Clock%Tick% 3rd% 320%MHz% Clock%Tick% C. Ohm (CERN) An Upgraded ATLAS Central Trigger for 2015 Oct 10, 2013 26 / 26