Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Similar documents
Chapter 3. Gate-Level Minimization. Outlines

A B AB CD Objectives:

CMPE223/CMSE222 Digital Logic

Gate-Level Minimization

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

ECE380 Digital Logic

Code No: R Set No. 1

Gate Level Minimization Map Method

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

QUESTION BANK FOR TEST

Code No: R Set No. 1

ENEL 353: Digital Circuits Midterm Examination


1. Mark the correct statement(s)

Gate Level Minimization

Chapter 2 Combinational Logic Circuits

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Combinational Logic Circuits

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

IT 201 Digital System Design Module II Notes

2.1 Binary Logic and Gates

Mid-Term Exam Solutions

Code No: R Set No. 1

ELCT201: DIGITAL LOGIC DESIGN

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

SWITCHING THEORY AND LOGIC CIRCUITS

Chapter 3 Simplification of Boolean functions

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

DKT 122/3 DIGITAL SYSTEM 1

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

LOGIC CIRCUITS. Kirti P_Didital Design 1

Switching Theory & Logic Design/Digital Logic Design Question Bank

EEE130 Digital Electronics I Lecture #4_1

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

ELCT201: DIGITAL LOGIC DESIGN

Experiment 3: Logic Simplification

Specifying logic functions

END-TERM EXAMINATION

Combinational Logic Circuits Part III -Theoretical Foundations

Computer Organization

R10. II B. Tech I Semester, Supplementary Examinations, May

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Combinational Logic Circuits

Combinational Circuits

University of Technology

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Digital Logic Design. Outline

Chapter 2 Combinational

Gate-Level Minimization

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR Stamp / Signature of the Invigilator

Digital Logic Lecture 7 Gate Level Minimization

Gate-Level Minimization

GATE Exercises on Boolean Logic

VALLIAMMAI ENGINEERING COLLEGE

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

UNIT II. Circuit minimization

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Chapter 2 Combinational Logic Circuits

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

2.6 BOOLEAN FUNCTIONS

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Module -7. Karnaugh Maps

Boolean Analysis of Logic Circuits

Chapter 2. Boolean Expressions:

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

VALLIAMMAI ENGINEERING COLLEGE

10EC33: DIGITAL ELECTRONICS QUESTION BANK

ENEL Digital Circuits Midterm Examination

Code No: 07A3EC03 Set No. 1

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Austin Herring Recitation 002 ECE 200 Project December 4, 2013

Simplification of Boolean Functions

R07

Simplification of Boolean Functions

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

COMPUTER ARCHITECTURE AND DIGITAL DESIGN

Last Name Student Number. Last Name Student Number


CS/COE 0447 Example Problems for Exam 2 Spring 2011

Chapter 2: Combinational Systems

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

CS8803: Advanced Digital Design for Embedded Hardware

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

CDA 3103 Computer Organization Exam 1 (Sep. 22th, 2014)

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

Ch. 5 : Boolean Algebra &

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Switching Circuits & Logic Design

Combinational Logic. Prof. Wangrok Oh. Dept. of Information Communications Eng. Chungnam National University. Prof. Wangrok Oh(CNU) 1 / 93

Summary. Boolean Addition

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Transcription:

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010 Instructions: This examination paper includes 9 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring that your copy of the paper is complete. Bring any discrepancy to the attention of your invigilator. The answers for all the questions must be indicated by filling the corresponding circle on the optical scanning (OMR) examination sheet. This OMR examination sheet is the only page to be handed in. The instructions for completing the OMR examination sheet are provided on page 2. Read and follow these instructions with care! There is one mark for each question. Answer all questions. There is no penalty for guessing. This is a closed book exam. No reference material of any kind is permitted. No calculators of any kind are permitted. Time allowed is 50 minutes. Note: A and A are used interchangeably. Page 1 of 9

OMR examination instructions Page 2 of 9

Multiple choice questions (numbered 1 to 20) indicate your answer by filling the corresponding circle on the OMR answer sheet 1. The binary representation of (-13) 10 with 8 bits in 2 s complement format is: 1. (1000 0010) 2 2. (1000 1111) 2 3. (1111 1111) 2 4. (1111 0011) 2 5. (1111 0010) 2 2. The hexadecimal equivalent of the unsigned number (252) 10 is: 1. (F12) 16 2. (FB) 16 3. (FC) 16 4. (FA) 16 5. (FD) 16 3. The range of numbers that can be represented with 7 bits in 1 s complement format is: 1. (-63) 10 to (64) 10 2. (-63) 10 to (63) 10 3. (-64) 10 to (64) 10 4. (-64) 10 to (63) 10 4. The binary equivalent of the unsigned number (23.75) 10 is: 1. (0010 0101. 0111 0101) 2 2. (10101.11) 2 3. (10111.01) 2 4. (10101.10) 2 5. (10111.11) 2 Page 3 of 9

5. The hexadecimal equivalent of 176 8 is: 1. 72 16 2. 75 16 3. 7E 16 4. 8E 16 5. 7F 16 6. A system has one output F and four inputs where the first two inputs A and B represent one 2-bit unsigned binary number, and the second two inputs C and D represent another 2- bit unsigned binary number. F is to be 1 if and only if the sum of the two numbers is odd. The minimal POS form of F: 1. Has 2 sum terms 2. Has 3 sum terms 3. Has 4 sum terms 4. Has 5 sum terms 5. None of the above 7. Let s assume AB+B D is the simplified form of F(A,B,C,D)=A B C D +AB D +ABC. What is the minimum number of required don t cares with four literals: 1. 3 2. 2 3. 4 4. 5 5. 6 8. If y+z=0 then xy +xz +xw is equal to: 1. xw 2. x+w 3. x 4. 0 9. The simplest SOP form of function G(a,b,c,d,)=Σm(3,4,5,7,9,13,14,15) is 1. G(a,b,c,d)=bd+a bc +a cd+abc+ac d 2. G(a,b,c,d)=a cd+a bc +ac d+abc 3. G(a,b,c,d)=bd+a b cd+a bc d +ab c d+abcd 4. G(a,b,c,d)= cd+ab+c d+a b 5. None of the above Page 4 of 9

10. Assuming that f(w,x,y,z)=wxy +y z+w yz +x yz and g(w,x,y,z)=(w+x+y +z )(x +y +z)(w +y+z ). What is the simplified form of h(w,x,y,z)=f(w,x,y,z).g(w,x,y,z)? 1. h(w,x,y,z)=wxy z +w y z+x yz 2. h(w,x,y,z)=wxy z +wy z 3. h(w,x,y,z)=w y z+x yz +wy z 4. h(w,x,y,z)=wxy z +w yz+wy z 11. What statement is correct for in the following circuit? Figure 1: Circuit for question 11 1. when Control = 0 2 when Control =1 3. when Control =0 4. when Control =1 5. when Control =0 12. Consider the function, what is the POS for this function? 1. 2. 3. 4. 5. Page 5 of 9

13. What are the essential prime implicants of f(a,b,c,d)=π(0,1, 6, 9, 11, 12, 14) 1. A B C, A CD, B CD 2. A BC, AB D, BD 3. A BC, A CD, BD 4. A B C, AB D, BD 5. None of the above 14. In Figure 2, if A 3 A 2 A 1 A 0 =1001, B 3 B 2 B 1 B 0 =1101 and S=1 then the output is: 1. Sum = 0110 and C 4 = 0 2. Sum = 0110 and C 4 = 1 3. Sum = 1100 and C 4 = 0 4. Sum = 1100 and C 4 = 1 Figure 2 Circuit for questions 14 and 15. Note, c 0 is carry in and c 4 is carry out for the 4-bit adder. Reminder: This adder and subtractor unit operates on 2 s complement numbers and the S input signal determines whether an addition or subtraction will occur. 15. In Figure 2, overflow occurs for: 1. A 3 A 2 A 1 A 0 =0100, B 3 B 2 B 1 B 0 =1010 and S=0 2. A 3 A 2 A 1 A 0 =0100, B 3 B 2 B 1 B 0 =0110 and S=1 3. A 3 A 2 A 1 A 0 =1100, B 3 B 2 B 1 B 0 =0110 and S=0 4. A 3 A 2 A 1 A 0 =1100, B 3 B 2 B 1 B 0 =1010 and S=0 Page 6 of 9

16. You were asked to implement the following four functions with half-adders: f 1 =A B C f 2 =A BC+AB C f 3 =ABC +(A +B )C f 4 =ABC What is the minimum number of half-adders required to implement all four functions simultaneously? (you are not allowed to use any other logic element). Hint: the circuit of a half-adder is shown in Fig. 3 1. 2 2. 3 3. 4 4. 5 5. 6 Figure 3: Circuit of a half-adder 17. Consider the oscillator circuit shown in Figure 4(a), which produces a periodic signal (OUTPUT) with a period of 100 ns, as shown in Figure 4(b). Let s assume that the 2-input NOR gate s propagation delays from low to high and high to low are equal and they are labeled as T pd. Then the value of T pd is: 1. 10 ns 2. 20 ns 3. 25 ns 4. 50 ns Figure 4 - Circuit and waveform for question 17. Page 7 of 9

Figure 5 - Karnaugh map for function F(A,B,C,D) for question 18. Note, X stands for don t care. 18. Consider the function F(A,B,C,D) shown in Figure 5. The simplified logical expression in the sum-of-products (SOP) form (i.e., the minimum number of product terms and the minimum number of literals in every product term) for F(A,B,C,D) can be converted into a circuit implementation using only NAND gates, which is shown in: 1. Figure 6(a) 2. Figure 6(b) 3. Figure 6(c) 4. Figure 6(d) Figure 6 - Implementations for function F(A,B,C,D) for question 18. Page 8 of 9

19. Which of the circuits shown in Figure 7 are equivalent (i.e., the logic functions they implement have identical truth tables)? 1. Figure 7(a) and Figure 7(c) 2. Figure 7(a) and Figure 7(d) 3. Figure 7(b) and Figure 7(c) 4. Figure 7(b) and Figure 7(d) Figure 7 - Circuits function for question 19 20. All the essential prime implicants of F(A,B,C,D) shown in Figure 8 are: 1. A B D, A BC, ABD, AB C 2. A'C D, BC D, ACD, B CD 3. BD, B'D' 4. this function does not have essential prime implicants 5. A'C'D, ABD' Figure 8 - Karnaugh map for function F(A,B,C,D) for questions 20. - THE END - Page 9 of 9