A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS

Similar documents
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

The WaveDAQ system: Picosecond measurements with channels

A Low-Power Wave Union TDC Implemented in FPGA

AGIPD1.0 -> AGIPD1.1 Status / Plans

Alternative Front-End Electronics (for LBNE & PET) Kurtis Nishimura University of Hawaii LAPPD Collaboration Review December 8, 2011

HIGH-SPEED DATA ACQUISITION SYSTEM BASED ON DRS4 WAVEFORM DIGITIZATION

GSI Event-driven TDC with 4 Channels GET4. Harald Deppe, EE-ASIC Holger Flemming, EE-ASIC. Holger Flemming

PC-CARD-DAS16/12 Specifications

PC-CARD-DAS16/16 Specifications

Anode Electronics Crosstalk on the ME 234/2 Chamber

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

This Part-B course discusses design techniques that are used to reduce noise problems in large-scale integration (LSI) devices.

PXDAC4800. Product Information Sheet. 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES APPLICATIONS OVERVIEW

Optical SerDes Test Interface for High-Speed and Parallel Testing

TOF Electronics. J. Schambach University of Texas Review, BNL, 2 Aug 2007

EE445L Fall 2014 Final Version A solution Page 1 of 7

Scintillator-strip Plane Electronics

PCI-DAS1602/12 Specifications

24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES APPLICATIONS S8550 VFB. Analog Supply Regulator. Input MUX.

Extremely Fast Detector for 511 kev Gamma

Production Testing of ATLAS MDT Front-End Electronics.

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

ILI2511. ILI2511 Single Chip Capacitive Touch Sensor Controller. Specification ILI TECHNOLOGY CORP. Version: V1.4. Date: 2018/7/5

TPC FRONT END ELECTRONICS Progress Report

ZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet

DSC2033. Low-Jitter Configurable Dual LVDS Oscillator. General Description. Features. Block Diagram. Applications

Description of Circuit. Fine Time Measurement : LVDS Receiver/Dribver. Production Readiness Review ATLAS Muon TDC (AMT)

Digital Detector Emulator. This is the only synthesizer of random. Your Powerful User-friendly Solution for the Emulation of Any Detection Setup

NEMbox / NIMbox Programmable NIM Module

A variety of ECONseries modules provide economical yet flexible solutions. Waveform Generation

PCI-DAS6402/16 Specifications

CARDINAL COMPONENTS. FREQUENCY A MHz. Specifications: Min Typ Max Unit

A mm 2 780mW Fully Synthesizable PLL with a Current Output DAC and an Interpolative Phase-Coupled Oscillator using Edge Injection Technique

DT7837. ARM Module for Embedded Applications. Overview. Key Features. Supported Operating Systems

ZL40218 Precision 1:8 LVDS Fanout Buffer

Isolated Voltage Input 7B31 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

A 40-pin connector provides access to 24 DIO connections.

DT7837 ARM Module for Embedded Applications

On-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS)

Control Circuitry 2 M1. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Keysight Technologies M9710A

FIN1101 LVDS Single Port High Speed Repeater

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

DEV-1 HamStack Development Board

DSC Q0093. General Description. Features. Applications. Block Diagram. Crystal-less Configurable Clock Generator

A Multi-Channel Wide Range Time-to- Digital Converter with Better than 9ps RMS Precision for Pulsed Time-of-flight Laser Rangefinding

Implementing LVDS in Cyclone Devices

PC104P66-16HSDI4AO4:

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

CAP+ CAP. Loop Filter

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

Multi-Drop LVDS with Virtex-E FPGAs

5 GT/s and 8 GT/s PCIe Compared

Timing properties of MCP-PMT

Isolated Process Current Input 7B32 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

CKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL

CARDINAL COMPONENTS, INC.

Wave Generator Xpress

Isolated Process Current Input with Loop Power 7B35

C ELEMENTS LINEAR IMAGE SENSOR DATA SHEET

Isolated, Process Current Output 7B39 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

A 20 GSa/s 8b ADC with a 1 MB Memory in 0.18 µm CMOS

The System of Readout Boards for ALICE TRD

Understanding Signal to Noise Ratio and Noise Spectral Density in high speed data converters

CCS Technical Documentation NHL-2NA Series Transceivers. Camera Module

16AIO 16-Bit Analog Input/Output Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

CompuScope Ultra-fast waveform digitizer card for PCI bus. APPLICATIONS. We offer the widest range of

Low-Jitter Frequency Synthesizer with Selectable Input Reference MAX3673

Active Light Time-of-Flight Imaging

Isolated, Voltage or Current Input 7B41 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

IEEE Proof Web Version

The GTPC Package: Tracking and Analysis Software for GEM TPCs

CARDINAL COMPONENTS, INC.

OBSOLETE. Isolated, Linearized, Thermocouple Input 3B47 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board

Isolated Wideband Voltage Input 3B40 / 3B41 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PCI-16HSDI: 16-Bit, Six-Channel Sigma-Delta Analog Input PMC Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks

EE445L Fall 2014 Final Version A Page 1 of 7

GX5296 DIGITAL I/O DYNAMIC DIGITAL I/O WITH PER CHANNEL TIMING, PROGRAMMABLE LOGIC LEVELS AND PMU PXI CARD DESCRIPTION FEATURES

PMC-16AIO 16-Bit Analog Input/Output PMC Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

SigmaRAM Echo Clocks

Construction of the Phase I upgrade of the CMS pixel detector

BETATRON TUNE MEASUREMENT SYSTEM UPGRADE AT NUCLOTRON

Hardware Aspects, Modularity and Integration of an Event Mode Data Acquisition and Instrument Control for the European Spallation Source (ESS)

Isolated, Voltage or Current Input 7B30 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

SDG1400 User s Guide

16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board

Isolated Voltage Input 3B30 / 3B31 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

DP MHz 2GS/s. PCI Digitizer Card with Oscilloscope Characteristics

DT7816 Linux Data Acquisition Real-Time High Performance ARM Module for Embedded Applications

Development of a New TDC LSI and a VME Module

ANTC205. Introduction

Correlated Double Sampler (CDS) AD9823

EFM8LB1 Analog to Digital Converter (ADC) 2 2 S E P T E M B E R

100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile PCs

PI-MAX 4: 1024 x 256

EVALUATION KIT AVAILABLE Multirange, +5V, 12-Bit DAS with 2-Wire Serial Interface ANALOG INPUTS INL (LSB) ±1/2

Transcription:

Stefan Ritt, Paul Scherrer Institute, Switzerland A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand

Overview Limitations of timing resolutions in Switched Capacitor Arrays (SCA) New method for SCA calibration Results 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 2

Schematic Overview (DRS4) 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 3

Noise limited time accuracy 1 3 2 DU Dt» U t r Dt = DU U t r Dt = DU U t r 1 n = DU U t r t r f S = DU U t r f S 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 4

A few examples U [mv] DU[mV] t r [ns] f 3dB [MHz] f S [GSPS] Dt [ps] 10 1 1 333 3 60 100 1.8 1 333 2 13 100 0.65 1 333 3 3.8 100 0.7 0.23 1500 10 1.9 100 0.35 0.36 950 5 1 TARGET SAM PSEC4 DRS4 Small (<20 mv) signals give poor timing Theoretical limit for TARGET/SAM/PSEC4 is reached Limit for DRS4 is lower than current resolution ( O(20ps) ) What is the reason for this? 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 5

Time definition single inverter delay: Dt i differential nonlinearity Sum of single inverter delay: Dt a,b = SDt i integral nonlinearity 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 6

Local Calibration Credits: D. Stricker-Shaver, Univ. Tübingen, NSS/MIC 2012 proceedings 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 7

Local Calibration Dt i DU i = ådt i ådu i 1023 å Dt i = 1024 i=0 f sampling 1024 f sampling Dt i = DU i ådu i 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 8

How to calibrate? External function generator Not convenient for re-calibration Arbitrary waveform generation has ~20 ps jitter FGPA: LVDS output with slew rate limitation Anything coming from an FPGA has 50-100 ps jitter Dedicated quartz oscillator Can be on-board Generate sine wave via passive low-pass filter Only use region around zero as linear slope 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 9

Oscillator 100 MHz OSC. BUF Low Pass to all channels 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 10

Effect of local calibration before after 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 11

nominal value = 0.2 ns Distribution of Dt i 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 12

How to quantify accuracy of calibration sine with random phase cells 10 ns 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 13

Global Calibration cells! Dt a,b = St i = 10 ns Measure period of sine wave (linearly interpolate zero crossings) Calculate correct factor Distribute correction equally to cells between zero crossings Iterate with random phase 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 14

Effect of global calibration 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 15

Measure resolution with real pulses 16 Pulse Generator CH1 CH2 DRS4 Evaluation Board 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand

Result of time difference @ 5 GSPS Rise time: 500 mv / 2 ns = 100 mv / 0.36 ns Delay = 11.6 ns Value in RMS 2.5 ps Linear interpolation Single measurement 2.5ps/ 2 = 1.8 ps 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 17

Calibration of all channels Calibrating one channel of DRS4 chip 12 ps Calibrating each channel individually 2.5 ps Large system needs clock distribution with ~ps accuracy 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 18/24

Advanced Analysis Accuracy can be increased by taking more points into account (unlike TDC) Simple Threshold Line Fit threshold line distance Win n! Cross-correlation with interpolation ( f Ä g)(n) = å f (i) g(i - n) i max 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 19

Dt [ps RMS] Dt [ps RMS] Results in dependence of delay Improvement of ~40 x to old calibration No degradation for delay > 0 10x better than Acquiris ADC 2 GSPS/10 bit Cross correlation gives best result Result < 1ps (single measurement) for delay < 30 ns 1.42 ps 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 20

Temperature Dependence Calibration seems stable on the 1-2 ps level over wide temperature range 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 21

Limitation of time measurement SNR of detector signal Variation of V th calibration Noise inside inverter chain DLL phase noise V th 2.5 V u noise = kt C = 0.7mV Dt=0.03 ps 100 ps 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 22

DLL Phase Noise REFCLK PLLOUT CLK 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 23

Application of precise timing Readout of straw tubes / drift chambers Position along the wire with charge division Time measurement with cluster technique should give 3 ps 0.5 mm HV 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 24

Conclusions New calibration for DRS4 chip give sub-ps resolution for delay < 30 ns Patent PCT/EP2013/070892 <Bernd.Pichler@med.uni-tuebingen.de> SNR of detector signal limits timing To improve timing even further: work hard on SNR carefully calibrate voltage response of EACH cell reduce DLL phase noise 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 25

FEMTO 2017 13 March 2014 Workshop on Picosecond Photon Sensors, Clermont-Ferrand 26/24