AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall

Similar documents
Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ModelSim. ver. 2.0

Using Synplify Pro, ISE and ModelSim

DESIGN STRATEGIES & TOOLS UTILIZED

Xilinx Project Navigator Reference Guide

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.3

Steps to run compxlib to compile Xilinx libraries in Modelsim SE 10.1 for EE101/EE201L/EE560 students as well as USC ITS

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:

Vivado Design Suite User Guide

Using Project Navigator

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISE Design Suite Software Manuals and Help

FPGA Design Tutorial

PlanAhead Release Notes

SITAL Technical Notes

and 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.5

AccelDSP Synthesis Tool

Generating Parameterized Modules and IP Cores

Introduction. In this exercise you will:

FPGA Design Flow 1. All About FPGA

Tutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5

Building Combinatorial Circuit Using Behavioral Modeling Lab

TLL5000 Electronic System Design Base Module. Getting Started Guide, Ver 3.4

Vivado Design Suite Tutorial. Design Flows Overview

Evaluation of the RTL Synthesis Tools for FPGA/PLD Design. M.Matveev. Rice University. August 10, 2001

ELEC 204 Digital System Design LABORATORY MANUAL

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

TLL5000 Electronic System Design Base Module

Quick Front-to-Back Overview Tutorial

MANUAL XILINX ISE PROJECT NAVIGATOR

ISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011

EE 361L Digital Systems and Computer Design Laboratory

1. Downloading. 2. Installation and License Acquiring. Xilinx ISE Webpack + Project Setup Instructions

VIVADO TUTORIAL- TIMING AND POWER ANALYSIS

Programming Xilinx SPARTAN 3 Board (Simulation through Implementation)

ECE 4305 Computer Architecture Lab #1

Tutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.7

Lab 3 Verilog Simulation Mapping

Verilog Design Entry, Synthesis, and Behavioral Simulation

Xilinx ISE Synthesis Tutorial

Vivado Design Suite Tutorial. Designing with IP

Vivado Design Suite Tutorial. Designing with IP

Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board

Intro to System Generator. Objectives. After completing this module, you will be able to:

Tutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.6

High Speed Memory Interfacing 800MHz DDR3 Memory Lab

INTRODUCTION TO CATAPULT C

JEE2600 INTRODUCTION TO DIGITAL LOGIC AND COMPUTER DESIGN. ModelSim Tutorial. Prepared by: Phil Beck 9/8/2008. Voter Function

PlanAhead Software Tutorial

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack andisim. ver. 1.0

CPEN 230L: Introduction to Digital Logic Laboratory Lab #6: Verilog and ModelSim

5 January ModelSim v5.7 Quick Reference Guide

EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09

Implementing a Verilog design into the UWEE CPLD Development Board Using Xilinx s ISE 7.1i Software: A Tutorial

Vivado Design Suite Tutorial: High-Level Synthesis

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 10/25/16

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

Vivado Design Suite User Guide

Don t expect to be able to write and debug your code during the lab session.

ELEC 4200 Lab#0 Tutorial

Introduction. About this tutorial. How to use this tutorial

RTL Design and IP Generation Tutorial. PlanAhead Design Tool

ISim In-Depth Tutorial. UG682 (v13.4) January 18, 2012

Tutorial: ISE 12.2 and the Spartan3e Board v August 2010

FPGA briefing Part II FPGA development DMW: FPGA development DMW:

VHDL introduction Notes

ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EEM Digital Systems II

Lab 1: Introduction to Verilog HDL and the Xilinx ISE

IP Module Evaluation Tutorial

Project 1a: Hello World!

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

Using the Xilinx CORE Generator in Foundation ISE 3.1i with ModelSim

Tutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5

ECE 501- Project in lieu of thesis VIKAS YELAGONDANAHALLI. Summer 2007

Board-Data Processing. VHDL Exercises. Exercise 1: Basics of VHDL Programming. Stages of the Development process using FPGA s in Xilinx ISE.

EE 1315 DIGITAL LOGIC LAB EE Dept, UMD

Vivado Design Suite Tutorial: Programming and Debugging

Tutorial for Altera DE1 and Quartus II

PlanAhead Software Tutorial

Lab 1 FPGA CAD Tools

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004

DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial

COS/ELE 375 Verilog & Design Tools Tutorial

Hardware Verification Group. Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada. CAD Tool Tutorial.

2IN35 VLSI Programming Lab Work Assignment 1: Hardware design using Verilog

E85: Digital Design and Computer Engineering Lab 2: FPGA Tools and Combinatorial Logic Design

ECT 224: Digital Computer Fundamentals Using Xilinx StateCAD

Timing Analysis in Xilinx ISE

The board is powered by the USB connection, so to turn it on or off you plug it in or unplug it, respectively.

Vivado Design Suite User Guide

Using Verplex Conformal LEC for Formal Verification of Design Functionality

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 11/01/17

Vivado Tutorial. Introduction. Objectives. Procedure

Verilog Simulation Mapping

EE183 LAB TUTORIAL. Introduction. Projects. Design Entry

Tutorial: Working with the Xilinx tools 14.4

Lab 6 : Introduction to Verilog

University of California, Davis Department of Electrical and Computer Engineering. Lab 1: Implementing Combinational Logic in the MAX10 FPGA

Transcription:

AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall 2009-10 AccelDSP Getting Started Tutorial Introduction This tutorial exercise will guide you through the process of transforming a MATLAB floatingpoint model into a hardware module that can be implemented in a Xilinx FPGA. The design is a general purpose FIR filter. Installation The AccelDSP Synthesis Tool is designed to work in an integrated flow with MATLAB and downstream RTL synthesis, simulation, and implementation tools. This tutorial takes you step-bystep through this flow. Before you begin, verify that you have the AccelDSP Synthesis Tool installed, MATLAB. An HDL simulator (ISE Simulator or ModelSim SE), RTL synthesis tool like XST or Synplify Pro. Tutorial Exercise 1. Examine the MATLAB Floating-Point Model Your MATLAB design must conform to a minimum set of coding style guidelines. The basic guidelines for the FIR filter. For this tutorial, you can assume that the FIR filter conforms to the guidelines. For a more complete discussion about style requirements, refer the manual http://japan.xilinx.com/support/documentation/sw_manuals/acceldsp_style.pdf 2. Create an AccelDSP Project In this step, you will create/open an AccelDSP project and analyze the Floating Point Model. Invoke the AccelDSP Synthesis Tool by double-clicking on the desktop icon. a. Close the Tip of the Day window, then follow the directions below. b. Click in the Project icon in ISE window c. Click on Create New Project/ Open Existing Project d. Create/Select file from directory by browsing e. Browse to Destination folder where you want to create project

3. Set the Target Technology and Tool Options Verify that the target technology and the AccelDSP tool options are set correctly by selecting the pulldown menu Project > Project Options AccelDSP Synthesis supports a wide range of Xilinx devices. Set and/or verify the Project Options shown below: Frequency (MHz): 100 Technology: Spartan3E Device: XC3C500E Package:FG320 Speed Grade: -4 RTL Simulation: <select HDL simulator> RTL Synthesis: XST To save these settings, select the pulldown menu File > Save> Save Project. You can also set this parameter if they appear on the tool bar but make sure to save the changes.

4. Verify the Floating-Point Model The AccelDSP Synthesis Tool provides a direct link to MATLAB so you don t have to leave the tool to run a MATLAB simulation. If you have already verified the floating point model, you may skip this step by clicking on the black down-arrowhead next to the icon and selecting the Skip Verify floating point option. a. To verify that your floating point design passes a MATLAB simulation, click on the Verify Floating Point icon, as shown below: b. Examine plot for your design. You will use this as the reference plot for comparing future results. (Avoid closing down the windows). Since you will be comparing this golden plot to a generated fixed-point plot in Step 7, you should set the option called Run Second MATLAB for Fixed-Point as shown below: 5. Analyze the Floating-Point Model The Analyze icon appears in the AccelDSP Flow bar after the Verify Floating Point step is complete (or skipped). a. To analyze the floating-point model, click on the Analyze icon as shown below:

During the Analyze step, the MATLAB files are analyzed by AccelDSP and all the files associated with the design are listed in the Project Explorer window as shown below. 6. Generation Fixed point Model a. Click on the Generate Fixed Point icon to generate an equivalent fixed-point design. The fixed-point design tree is displayed in the Project Explorer window as shown below.

During the Generate Fixed Point process, the streaming loop and the top-level design function are identified. Default assumptions are made about design objects in your design like variables and loops. For future reference, you can right-click on these objects, select Properties, then examine the properties that are automatically assigned. If need be, you can change the properties before generating the RTL model. Also note that you can view and change the quantization parameters on variables from the Generate Fixed Point Report. 7. Verify the Fixed-Point Model Click on the Verify Fixed Point icon to start the MATLAB verification process. MATLAB is automatically invoked on the fixed-point model. NOTE: It may take a few moments to invoke MATLAB and run the simulation. The fixedpoint plot is displayed when the simulation is finished. Compare your results from the results with results obtained from Step.4 Visually compare the fixed-point plot with the floating-point plot. If you are satisfied with the results, you are ready to proceed to synthesis. If the fixed-point plot deviates too much from the floating-point plot, you may need to adjust the quantizer properties on some design variables, then repeat the verification process. When you are satisfied with the fixed-point verification results, you are ready to generate the RTL design. As shown below, close the MATLAB windows that were opened by the AccelDSP Synthesis Tool. 8. Generate the RTL Design Click the Generate RTL icon in the AccelDSP Flow bar as shown below: The results are summarized in the generated report. You can also expand the VHDL or Verilog folder to view the generated HDL files and the associated Testbench files.

9. Verify the RTL Model Click on Verify RTL as shown below. If you have not yet selected an HDL simulator tool, you will be prompted to do so. The AccelDSP Synthesis Tool causes the simulation tool to compile the Testbench and simulate the RTL model. When the simulation is finished, a 'PASSED' message is shown in the transcript window. 10. Synthesize the RTL Model Once you verify the RTL Model, you are ready to transform the model into a gate-level netlist. Assuming that you have an RTL synthesis tool installed, do the following: a. Select the Synthesize RTL icon in the AccelDSP Flow Bar b. If the tool prompts you to select an RTL Synthesis Tool, select your tool from the Project Options dialog box, then click Apply. The RTL synthesis step starts and when finished, a message similar to the following appears in the Tcl Console window: #(I-SYNTH-0002): Synthesis of RTL design for language 'VHDL' using tool 'XST' PASSED As shown below, examine the contents of the newly-created folder for the RTL synthesis tool. You are now ready to finish the design implementation by clicking on Implement which invokes ISE on these files.

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback