ECE 15B COMPUTER ORGANIZATION

Similar documents
CS61C : Machine Structures

ECE 15B COMPUTER ORGANIZATION

CS61C Machine Structures. Lecture 18 - Running a Program I. 3/1/2006 John Wawrzynek. www-inst.eecs.berkeley.edu/~cs61c/

UC Berkeley CS61C : Machine Structures

ecture 12 From Code to Program: CALL (Compiling, Assembling, Linking, and Loading) Friedland and Weaver Computer Science 61C Spring 2017

Lecture 10: Program Development versus Execution Environment

Review. Lecture 18 Running a Program I aka Compiling, Assembling, Linking, Loading

UCB CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture Running a Program - CALL (Compiling, Assembling, Linking, and Loading)

Review. Disassembly is simple and starts by decoding opcode field. Lecture #13 Compiling, Assembly, Linking, Loader I

Assembler. #13 Running a Program II

Review (1/2) IEEE 754 Floating Point Standard: Kahan pack as much in as could get away with. CS61C - Machine Structures

CS61C : Machine Structures

CS 110 Computer Architecture Running a Program - CALL (Compiling, Assembling, Linking, and Loading)

Administrivia. Midterm Exam - You get to bring. What you don t need to bring. Conflicts? DSP accomodations? Head TA

CS 61C: Great Ideas in Computer Architecture Running a Program - CALL (Compiling, Assembling, Linking, and Loading)

EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture

Administrivia. Translation. Interpretation. Compiler. Steps to Starting a Program (translation)

UCB CS61C : Machine Structures

CS 61c: Great Ideas in Computer Architecture

UCB CS61C : Machine Structures

UCB CS61C : GREAT IDEAS IN COMPUTER ARCHITECTURE

Administrivia. Midterm Exam - You get to bring. What you don t need to bring. Conflicts? DSP accomodations? Head TA

CS61C L12 MIPS Instruction Rep III, Running a Program I (6) Integer mult, div uses hi, lo regs mfhi and mflo copies out.

From Code to Program: CALL Con'nued (Linking, and Loading)

CALL (Compiler/Assembler/Linker/ Loader)

CS 61C: Great Ideas in Computer Architecture CALL continued ( Linking and Loading)

CS61C : Machine Structures

Orange Coast College. Business Division. Computer Science Department CS 116- Computer Architecture. The Instructions

Outline. Review: RISC-V Instruction Formats

CS 61C: Great Ideas in Computer Architecture Running a Program - CALL (Compiling, Assembling, Linking, and Loading)

Review C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o

May Saeid Nooshabadi. Overview ELEC2041. Compiler Assembler Linker Loader Example. Microprocessors and Interfacing

September, Saeid Nooshabadi. Overview COMP Compiler Assembler Linker Loader Example

Review C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o

Review Reserve exponents, significands: Exponent Significand Object nonzero Denorm anything +/- fl. pt. # /- 255 nonzero NaN

UCB CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture Lecture 8: Running a Program (Compiling, Assembling, Linking, and Loading)

Where Are We Now? Linker (1/3) Linker (2/3) Four Types of Addresses we ll discuss. Linker (3/3)

MIPS (SPIM) Assembler Syntax

Agenda. Review 2/10/11. CS 61C: Great Ideas in Computer Architecture (Machine Structures)

Architecture II. Computer Systems Laboratory Sungkyunkwan University

Computer Science and Engineering 331. Midterm Examination #1. Fall Name: Solutions S.S.#:

Lecture 9: Disassembly

Review Session 1 Fri. Jan 19, 2:15 pm 3:05 pm Thornton 102

Floats and Running a Program Instructor: Nick Riasanovsky

Machine Language Instructions Introduction. Instructions Words of a language understood by machine. Instruction set Vocabulary of the machine

Assemblers and Linkers

MIPS Instruction Set Architecture (2)

CSCI 2321 (Computer Design), Spring 2018 Homework 3

Assemblers and Compilers

SPIM & MIPS Programming

ECE 2035 Programming HW/SW Systems Fall problems, 7 pages Exam Two 23 October 2013

CS61C - Machine Structures. Lecture 6 - Instruction Representation. September 15, 2000 David Patterson.

Examples of branch instructions

CS 61C: Great Ideas in Computer Architecture MIPS Instruction Formats

CS 110 Computer Architecture Review for Midterm I

CS 61c: Great Ideas in Computer Architecture

Systems Architecture I

ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Project Team TWO Objectives

Assembler. Lecture 8 CS301

MIPS Assembly Programming

Review of instruction set architectures

Kernel Registers 0 1. Global Data Pointer. Stack Pointer. Frame Pointer. Return Address.

CSE 2021: Computer Organization

MIPS Reference Guide

Computer Science 61C Spring Friedland and Weaver. Instruction Encoding

EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture

101 Assembly. ENGR 3410 Computer Architecture Mark L. Chang Fall 2009

COMPUTER ORGANIZATION AND DESIGN

Course Administration

SPIM & MIPS. Department of Information and Management. Computer Organization and Structure 年 9 月 29 日星期 一

M2 Instruction Set Architecture

Chapter 2. Instruction Set Architecture (ISA)

Chapter 3 MIPS Assembly Language. Ó1998 Morgan Kaufmann Publishers 1

MIPS Assembly Language

CS 61C: Great Ideas in Computer Architecture More MIPS, MIPS Functions

COMP MIPS instructions 2 Feb. 8, f = g + h i;

CS61C : Machine Structures

Overview. Introduction to the MIPS ISA. MIPS ISA Overview. Overview (2)

Instructions: MIPS arithmetic. MIPS arithmetic. Chapter 3 : MIPS Downloaded from:

ECE232: Hardware Organization and Design. Computer Organization - Previously covered

Chapter 2. lw $s1,100($s2) $s1 = Memory[$s2+100] sw $s1,100($s2) Memory[$s2+100] = $s1

ECE 2035 A Programming Hw/Sw Systems Fall problems, 8 pages Final Exam 8 December 2014

The plot thickens. Some MIPS instructions you can write cannot be translated to a 32-bit number

CS 61C: Great Ideas in Computer Architecture. MIPS Instruction Formats

CS 61c: Great Ideas in Computer Architecture

Flow of Control -- Conditional branch instructions

ECE 2035 Programming Hw/Sw Systems Fall problems, 10 pages Final Exam 9 December 2013

SPIM Instruction Set

Lecture 7: Examples, MARS, Arithmetic

Communicating with People (2.8)

The plot thickens. Some MIPS instructions you can write cannot be translated to a 32-bit number

EE 361 University of Hawaii Fall

Review of Last Lecture. CS 61C: Great Ideas in Computer Architecture. MIPS Instruction Representation II. Agenda. Dealing With Large Immediates

QtSPIM and MARS : MIPS Simulators

MIPS Assembly Language Programming

CS2630: Computer Organization Project 1 MiniMa: (mini) assembler written in Java Due Jun 30, 2017, 11:59pm

Lec 13: Linking and Memory. Kavita Bala CS 3410, Fall 2008 Computer Science Cornell University. Announcements

Slide Set 4. for ENCM 369 Winter 2018 Section 01. Steve Norman, PhD, PEng

Transcription:

ECE 15B COMPUTER ORGANIZATION Lecture 16 Executing Programs: Compiling, Assembling, Linking and Loading I Dr. Rahul Singh Project #2 Due May 29 at 5 PM Submit via email Project #3 Due June 5, 5pm Submit via email Announcements Homework #4 Due June 5, 5pm In box on 3rd Floor HFH Scheme Java Easy to program Inefficient to interpret Language Continuum Java bytecode C++ C Assembly machine language Efficient Difficult to program In general, we interpret a high level language if efficiency is not critical or translated to a lower level language to improve performance Interpretation vs. Translation How do we run a program written in a source language? Interpreter Directly executes a program in the source language Translator Converts a program from the source language to an equivalent program in another language 1

Interpretation MIPS program: foo.m Translation C is a translator from C to machine language Scheme program: foo.c C (gcc) Executable (machine language progragm): a.out SPIM Hardware Interpretation Any good reason to interpret machine language in software? SPIM useful for learning / debugging Apple Macintosh conversion Switched from Motorola 680x0 instruction architecture to PowerPC. Could require all programs to be re-translated from high level language Instead, let executables contain old and/or new machine code, interpret old code in software if necessary Interpretation vs. Translation Easier to write interpreter Interpreter closer to high-level Gives better error messages (e.g., SPIM) Translator reaction add extra information to help debugging (line numbers, names) Interpreter slower (10x?) but code is smaller (1.5X to 2X?) Interpreter provides instruction set independence Run on any machine HP switched to VLIW processor. Instead of retranslating all SW, let executables contain old and/or new machine code, interpret old code in software if necessary 2

Steps to Running a Program C program: foo.c Input: High-Level Language Code e.g., C, Java such as foo.c, foo.java Assembly program: foo.s Object(mach lang module): foo.o Executable(mach lang pgm): a.out Memory Linker lib.o Loader Output: Assembly Language Code e.g., foo.s for MIPS Note: Output may contain pseudo-instructions Pseudoinstructions: instructions that assembler understands but not part of instruction set ( macros ) For example: mov $s1, $s2 or $s1, $s2, $zero Where are we now? C program: foo.c Input: Assembly Language Code e.g., foo.s for MIPS Assembly program: foo.s Object(mach lang module): foo.o Executable(mach lang pgm): a.out Memory Linker lib.o Loader Output: Object Code, information tables e.g., foo.o for MIPS Reads and Uses Directives Replaces Pseudo-instructions Produce Machine Language Creates Object File 3

Directives (p. A-51 to A-53) Give directions to assembler, but do not produce machine instructions.text Subsequent items (e.g. instructions) to be put in user text segment.data Subsequent items (e.g. data) put in user data segment.globl sym declares sym global can be referenced from other files.asciiz str Store the string str in memory and null-terminate it.word w 1 w n Store the n 32-bit quantities in successive memory words Pseudoinstruction Replacement treats convenient variations of machine language instructions as if real instructions. Pseudo Real. subu $sp,$sp,32 addiu $sp,$sp,-32. sd $a0, 32($sp) sw $a0, 32($sp)". sw $a1, 36($sp). mul $t7,$t6,$t5 mul $t6,$t5". mflo $t7. addu $t0,$t6,1 addiu $t0,$t6,1. ble $t0,100,loop slti $at,$t0,101". bne $at,$0,loop. la $a0, str lui $at,left(str)". ori $a0,$at,right(str) Producing Machine Language Simple Case Arithmetic, Logical, Shifts, and so on All necessary info is within the instruction already What about Branches? PC-Relative So once pseudoinstructions are replaced by real ones, we know by how many instructions to branch So these can be handled easily Producing Machine Language What about jumps (j and jal)? Jumps require absolute address What about references to data? la gets broken up into lui and ori These will require the full 32-bit address of the data These canʼt be determined yet, so we create two tables 4

Symbol Table List of items in this file that may be used by other files What are they? Labels function calling Data anything in the.data section variables which may be accessed across files First Pass record label-address pairs Second Pass produce machine code Result: can jump to a later label without first declaring it Relocation Table List of items for which this file needs the address What are they? Any label jumped to: j or jal internal external (including lib files) Any piece of data such as the la instruction object file header Object File Format size and position of the other pieces of the object file text segment the machine code data segment binary representation of the data in the source file relocation information identifies lines of code that need to be handled symbol table list of this fileʼs labels and data that can be referenced debugging information 5