Monitoring Ready/Busy Using the READ STATUS (70h) Command

Similar documents
Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command

NAND Flash Performance Improvement Using Internal Data Move

Technical Note. One-Time Programmable (OTP) Operations. Introduction. TN-29-68: 2Gb: x8, x16 NAND Flash Memory. Introduction

MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA,

Maximum Monolithic Density Density Number of Stacks N25Q512Axxx. 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx. 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4

Technical Note. Improving Random Read Performance Using Micron's SNAP READ Operation. Introduction. TN-2993: SNAP READ Operation.

SMART Self-Test Reference for P400e SATA SSDs

Enabled (both during preconditioning and measurement) 4KB for random writes, 2MB for sequential writes

Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction

Migrating from Spansion Am29F to Micron M29F NOR Flash Memories

Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory

How to Power On and Power Off the M29F Flash Memory Device

Technical Note. J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers. Introduction. TN-12-50: J3F Software Device Drivers

Overview. TN-29-08: Hamming Codes for NAND Flash Memory Devices Overview

Technical Note. Maximize SPI Flash Memory Design Flexibility With a Single Package. Introduction

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction

NAND Flash and Mobile LPDRAM 168-Ball Package-on-Package (PoP) MCP Combination Memory (TI OMAP )

Technical Note. Migrating from Micron M25PE to Micron MT25Q 128Mb. Introduction. TN-25-36: Migrating from M25PE to MT25Q 128Mb.

Technical Note. Migrating from Micron M25P to Micron MT25Q 128Mb. Introduction. TN-25-34: Migrating from M25P to MT25Q 128Mb.

Command Register Settings Description Notes

Technical Note. Enabling On-Die ECC NAND with JFFS2. Introduction. TN-29-75: Enabling On-Die ECC NAND with JFFS2. Introduction.

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction

Comparing Micron N25Q and Macronix MX25L Flash Devices

Technical Note. Adding ECC to a Data Bus with DDR4 x16 Components. Introduction. TN-40-41: Adding ECC With DDR4 x16 Components.

PARAMETER SYMBOL MIN MAX Address Access Time

LC1628-L High-Speed USB Flash Disk Controller Preliminary Data Sheet

Technical Note. Comparing Micron N25Q and M25P Flash Devices. Introduction. TN-12-12: Comparing N25Q and M25P Flash Devices.

Technical Note Designing for High-Density DDR2 Memory

Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers

Technical Note. Migrating from Micron M29W Devices to MT28EW NOR Flash Devices. Introduction. TN-13-50: Migrating M29W to MT28EW NOR Flash Devices

Technical Note. Client SATA SSD SMART Attribute Reference. Introduction. TN-FD-22: Client SATA SSD SMART Attribute Reference.

Micron part numbers e MMC registers Multilevel cell (MLC) to single-level cell (pslc) setting flow

Technical Note Using CellularRAM to Replace UtRAM

Technical Note. Migrating from Cypress's FL-S and FS-S to Micron's MT25Q. Introduction

Image Sensor Demo System Kits

Product Brief LPDDR2-PCM and Mobile LPDDR2 121-Ball MCP

Technical Note. SMART Command Feature Set for the Introduction. TN-FD-34: 5100 SSD SMART Implementation. Introduction

User Guide. Storage Executive. Introduction. Storage Executive User Guide. Introduction

User Guide. Storage Executive Command Line Interface. Introduction. Storage Executive Command Line Interface User Guide Introduction

Technical Note. SMART Command Feature Set for the M500DC. Introduction. TN-FD-26: M500DC SSD SMART Implimentation. Introduction

Technical Note. Migrating from S29GL-S Devices to MT28FW NOR Flash Devices. Introduction. TN-13-41: Migrating S29GL-S to MT28FW NOR Flash Devices

Technical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions

Technical Note. SMART Command Feature Set for the M510DC. Introduction. TN-FD-33: M510DC SSD SMART Implementation. Introduction

Migrating from Spansion S25FL512S to Micron N25Q 512Mb Flash Device

Huge Benefits With All-Flash and vsan 6.5

Enabling NAND On-Die ECC for OMAP3 Using Linux/Android OS with YAFFS2

Technical Note. Software Driver for M29EW NOR Flash Memory. Introduction. TN-13-12: Software Driver for M29EW NOR Flash Memory.

Parallel NOR and PSRAM 88-Ball MCP Combination Memory

ONFI Standards and What They Mean to Designers

Parallel NOR and PSRAM 56-Ball MCP Combination Memory

Technical Note Using CellularRAM Memory to Replace Single- and Dual-Chip Select SRAM

Dell Storage with Microsoft Storage Spaces Configurations and Solution IDs

Three Paths to Better Business Decisions

NAND Interleaving & Performance

Mobile LPDDR (only) 152-Ball Package-on-Package (PoP) TI-OMAP MT46HxxxMxxLxCG MT46HxxxMxxLxKZ

4 Mbit (x16) Multi-Purpose Flash Plus SST39VF401C / SST39VF402C SST39LF401C / SST39LF402C

Technical Note. Micron N25Q to Micron MT25Q Migration. Introduction. TN-25-01: Micron N25Q to Micron MT25Q Migration. Introduction

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:

Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW NOR Flash Devices

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

NAND Flash Architecture and Specification Trends

How Good Is Your Memory? An Architect s Look Inside SSDs

Micron and Hortonworks Power Advanced Big Data Solutions

Comparing Toshiba TC58NVG1S3E with Macronix MX30LF2G18AC

Mobile DRAM Power-Saving Features and Power Calculations

Innovative Edge Storage Solutions for the Video Surveillance Industry

Designing With On-Die ECC for Embedded Applications

Technical Note. Enabling SD/uSD Card Lock/Unlock Feature in Linux. Introduction. TN-SD-01: Enabling SD/uSD Card Lock/Unlock in Linux.

Comparing Toshiba TC58BVG1S3HTAI0 with Macronix MX30LF2GE8AB

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC

Both flash device families have similar features and functions as shown in Table 2-1.

Getting Started with the MCU Flashloader

AN Automatic RS-485 address detection. Document information

AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device

DDR2 SDRAM UDIMM MT4HTF1664AY 128MB MT4HTF3264AY 256MB MT4HTF6464AY 512MB. Features. 128MB, 256MB, 512MB (x64, SR) 240-Pin DDR2 SDRAM UDIMM.

Comparing Spansion S34ML04G100 with Macronix MX30LF4G18AC

Technical Note. Refresh Features for Micron e.mmc Automotive 5.1 Devices. Introduction. TN-FC-60: Refresh Features for e.mmc Automotive 5.

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

NVMe SSDs A New Benchmark for OLTP Performance

Technical Note. Booting from Embedded MMC (e.mmc) Introduction. TN-FC-06: Booting from Embedded MMC. Introduction

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:

AMD Graphics Team Last Updated February 11, 2013 APPROVED FOR PUBLIC DISTRIBUTION. 1 3DMark Overview February 2013 Approved for public distribution

TWR-K60F120M Quick Start Guide

APPLICATION NOTE. The Next Innovation in High Density and Low Pin Count. Key features

Working around ERR7026 according to application needs

Comparing Toshiba TC58NVG0S3Exxxx with Macronix MX30LF1G08AA

Technical Note. Refresh Features for Micron e.mmc Automotive 5.0 Devices. Introduction. TN-FC-54: Refresh Features for e.mmc Automotive 5.

Comparing UFS and NVMe Storage Stack and System-Level Performance in Embedded Systems

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics

Innovations in Non-Volatile Memory 3D NAND and its Implications May 2016 Rob Peglar, VP Advanced Storage,

AT91 ARM Thumb Microcontrollers. Application Note. Using the ECC Controller on AT91SAM9260/9263 and AT91SAM7SE Microcontrollers. 1.

FLASH MEMORY SUMMIT Adoption of Caching & Hybrid Solutions

Quick Start Guide. TWR-K70F120M High-Performance MCUs with Graphics LCD, Connectivity and Security TOWER SYSTEM

Virtium eusb Flash Module. Product Specification VUS 200 Series

Disk and OE Matrix. EMC VNXe 3200 Series Storage Systems. VNXe 3200 series storage systems

Migrating from MX60LF8G28AB to MX60LF8G18AC

e-link Emulation/Programming Adapter Cable (ESTD-206) User s Guide

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:

Application Note Software Device Drivers for the M29Fxx Flash Memory Device

Transcription:

Introduction Technical Note Monitoring Ready/Busy Status in 2Gb, 4Gb, and 8Gb Micron NAND Flash Devices For detailed NAND Flash device information, refer to www.micron.com/products/nand/. Introduction Systems that utilize NAND Flash memory can use either the ready/busy pin or the status register to determine whether a Micron NAND Flash device is busy or ready to accept a new command. This technical note addresses only the use of status register bit 5, which indicates the ready/busy status of the NAND Flash device. In addition to the ready/busy status recommendations provided here, Micron also recommends making full use of status register bits 0 and 1 to check PROGRAM and ERASE success, bit 6 to check the cache ready/busy status, and bit 7 to check write-protect status. Four options for determining the NAND Flash ready/busy device status are presented in this technical note. Detailed explanations of each option follow. Monitoring Ready/Busy Status Using the R/B# Pin Micron NAND Flash devices are equipped with a ready/busy (R/B#) pin. The system can simply monitor this pin to determine the ready/busy status of the device. If the device is ready to accept a new command, R/B# will be HIGH; if the device is busy, R/B# will be LOW. This is the simplest method for determining the ready/busy status of the device; however, some systems lack the hardware resources to support the R/B# pin. In this case, other methods for monitoring NAND Flash device status are required. Micron NAND Flash devices are equipped with an 8-bit status register that the system software can read during device operation. When bit 5 of this status register is HIGH, the device is ready; when LOW, the device is busy. To access the status register, the system must issue the 70h command, then toggle the read enable (RE#) pin from HIGH to LOW. Additional considerations must be taken into account when the system reads status on a continuing basis. The following examples illustrate two methods of monitoring ready/busy using the READ STATUS command. tn2913_ready_busy.fm - Rev. C 2/10 EN 1 2005 Micron Technology, Inc. All rights reserved. Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Micron without notice. Products are only warranted by Micron to meet Micron s production data sheet specifications. All information discussed herein is provided on an as is basis, without warranties of any kind.

READ STATUS Method 1 To use this method, issue the 70h command, drive the RE# pin LOW, and then drive it HIGH. The status register is output to the I/Os. If I/O5 is LOW, the NAND Flash device is busy; the system toggles RE# again and rechecks I/O5. This process continues until I/O5 = 1, indicating that the NAND Flash device is ready for another command. Figure 1: READ STATUS Method 1 Flow Chart Issue READ STATUS (70h) Command Drive RE# LOW Read status register output on I/O[7:0] No Drive RE# HIGH I/O5 = 1 Yes Issue next required command tn2913_ready_busy.fm - Rev. C 2/10 EN 2 2005 Micron Technology, Inc. All rights reserved.

READ STATUS Method 2 To use this method, issue the 70h command and hold the RE# pin LOW. The status register output will continually change on the I/Os when RE# is LOW, so the user can simply monitor the output on I/O5 and wait for it to go HIGH, after which the next command can be issued. Figure 2: READ STATUS Method 2 Flow Chart Issue READ STATUS (70h) Command Drive RE# LOW Read status register output on I/O[7:0] No I/O5 = 1 Yes Drive RE# HIGH Issue next required command tn2913_ready_busy.fm - Rev. C 2/10 EN 3 2005 Micron Technology, Inc. All rights reserved.

Recommendations Recommendations Micron recommends monitoring the ready/busy status of NAND Flash devices using the R/B# pin, as this is the simplest method and requires the least software interaction between the system and the NAND Flash device. Where a system lacks hardware resources to support the R/B# pin, Micron recommends using READ STATUS Method 1 or 2. 8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. tn2913_ready_busy.fm - Rev. C 2/10 EN 4 2005 Micron Technology, Inc. All rights reserved.

Revision History Revision History Rev. C............................................................................................... 2/10 Updated formats. Removed former READ STATUS Method 3 (Not supported). Rev. B............................................................................................... 5/07 Page 1: Updated Web link and revised description. Former READ STATUS Method 3 (Not supported) on page 4: Revised description. Former Table 1 on page 5: Deleted table. Recommendations on page 4: Revised description. Rev. A..............................................................................................10/05 Initial release. tn2913_ready_busy.fm - Rev. C 2/10 EN 5 2005 Micron Technology, Inc. All rights reserved.