QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH

Similar documents
QUICKSWITCH PRODUCTS 2.5V / 3.3V 8-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V/3.3V 20-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH

IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH

QUICKSWITCH PRODUCTS 2.5V / 3.3V QUAD ACTIVE LOW, HIGH BANDWIDTH BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH

IDT74CBTLV3257 LOW-VOLTAGE QUAD 2:1MUX/DEMUX BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 32-BIT MULTIWIDTH BUS SWITCHES

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH QUAD 2:1 MUX/DEMUX

IDTQS3257 QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH QUAD 2:1 MUX/DEMUX DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: APPLICATIONS:

LOW-VOLTAGE 10-BIT BUS SWITCH

LOW-VOLTAGE OCTAL BUS SWITCH

LOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH

IDT74FST BIT 2:1 MUX/DEMUX SWITCH

IDT74LVC541A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC245A 3.3V CMOS OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

IDT74LVC244A 3.3V CMOS OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

3.3V CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

3.3V CMOS HEX BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS AND 5 VOLT TOLERANT I/O

FAST CMOS OCTAL BUFFER/LINE DRIVER

3.3V CMOS 1-TO-5 CLOCK DRIVER

IDT74LVCH16373A TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD

3.3 Volt CMOS Bus Interface 8-Bit Latches

3.3V CMOS BUFFER/CLOCK DRIVER

FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT54/74FCT244/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES: OEA OEB DA1 OA1 DB1 OB1 DA2 OA2 OB2 DB2 DA3 OA3

IDT54/74FCT541/A/C FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM

CMOS Static RAM 1 Meg (128K x 8-Bit) Revolutionary Pinout

IDT74FCT299/A/C FAST CMOS 8-INPUT UNIVERSAL SHIFT REGISTER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM

FAST CMOS SYNCHRONOUS PRESETTABLE BINARY COUNTERS

BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY. Figure 1. 5V & 3V Logic Mixture in PC Design

DatasheetArchive.com. Request For Quotation

CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

3.3V ZERO DELAY CLOCK BUFFER

IDT71016S/NS. CMOS Static RAM 1 Meg (64K x 16-Bit)

D0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1

IDT71V124SA/HSA. 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout

2.5 V/3.3 V, 1-Bit, 2-Port Level Translator Bus Switch in SOT-66 ADG3241

2.5 V/3.3 V, 2-Bit Common Control Level Translator Bus Switch ADG3242

CMOS PARALLEL-TO-SERIAL FIFO 1,024 x 16

LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

PI2PCIE2214. PCI Express 2.0, 1-lane, 4:1 Mux/DeMux Switch. Features. Description. Application. Pin Description. Block Diagram.

3.3V CMOS Static RAM for Automotive Applications 4 Meg (256K x 16-Bit)

SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54LVTH16374, SN74LVTH V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

PI3PCIE V, PCI Express 1-lane, 2:1 Mux/DeMux Switch. Features. Description. Application. Pin Description (Top-side view) Truth Table

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1,024 X 9, 2,048 X 9, 4,096 x 9 and 8,192 x 9

IDT54/74FCT373T/AT/CT

FST3257 Quad 2:1 Multiplexer / Demultiplexer Bus Switch

SN54ALS20A, SN54AS20, SN74ALS20A, SN74AS20 DUAL 4-INPUT POSITIVE-NAND GATES

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

CMOS SyncFIFO TM 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 INPUT REGISTER WRITE CONTROL LOGIC

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

The S1F77330 series is the bus switch suitable for USB applications. The adopted CMOS process technology characterizes

SEMICONDUCTOR TECHNICAL DATA

PI74FCT373T PI74FCT573T Octal Transparent Latches

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR

AS6C K X 8 BIT LOW POWER CMOS SRAM

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

CW211 Specification High-Speed USB2.0(480Mbps)DPDT Switch

Rev. No. History Issue Date Remark

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

SEIKO EPSON CORPORATION

HIGH-SPEED 4K x 8 FourPort TM STATIC RAM

PAL22V10 Family, AmPAL22V10/A

EFA PAEA WCLKB WENB1 WENB2 FFA WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC RSB

8K X 8 BIT LOW POWER CMOS SRAM

2.5 V/3.3 V, 8-Bit, 2-Port Level Translating, Bus Switch ADG3245

SN54ALS04B, SN54AS04, SN74ALS04B, SN74AS04 HEX INVERTERS

2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247

CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9

3.3 VOLT LOGIC CHARACTERISTICS AND APPLICATIONS

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

T1/E1 CLOCK MULTIPLIER. Features

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

STMLS05 Applications Description Features Table 1: Device summary I2C base Package Order code address marking

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

128Kx8 CMOS MONOLITHIC EEPROM SMD

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)

NOT RECOMMENDED FOR NEW DESIGNS SINGLE SUPPLY QUAD PECL/TTL-TO-PECL

ZLED7002. Toggle (Side-Step) Dual-Channel LED Driver. Datasheet. Features. Brief Description. Benefits. Available Support. Physical Characteristics

3.3 VOLT CMOS SyncBiFIFO TM 16,384 x 36 x 2 32,768 x 36 x 2 65,536 x 36 x 2. Mail 1. Register. RAM ARRAY 16,384 x 36 32,768 x 36 65,536 x 36

A4711 SINGLE SPDT ANALOG SWITCH 2.7Ω, LOW-VOLTAGE

A4732 DPDT ANALOG SWITCH LOW-POWER, TWO-PORT, HIGH-SPEED, USB2.0 (480Mbps)

512K bitstwo-wire Serial EEPROM

Transcription:

QUICKSWITCH PRODUCTS 2.5V / 3.3V 8:1 MUX / DEMUX HIGH BANDWIDTH BUS SWITCH IDTQS3VH251 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or GND 5V tolerant in OFF and ON state 5V tolerant I/Os Low RON - 4Ω typical Flat RON characteristics over operating range Rail-to-rail switching 0-5V Bidirectional dataflow with near-zero delay: no added ground bounce Excellent RON matching between channels VCC operation: 2.3V to 3.6V High bandwidth - up to 500MHz LTL-compatible control Inputs Undershoot Clamp Diodes on all switch and control Inputs Low Demux capacitance, 4pF typical Available in QSOP and TSSOP packages DESCRIPTION: The QS3VH251 HotSwitch Quad 2:1 multiplexer/demultiplexer is a high bandwidth bus switch. The QS3VH251 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The Select (Sx) input controls the data flow. The multiplexers/demultiplexers are enabled when the Enable (E) input is low. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedence at the terminals. The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH251 ideal for high performance comminucation applications. The QS3VH251 is characterized for operation from -40 C to +85 C. APPLICATIONS: Hot-swapping Multiplexing/demultiplexing Low distortion analog switch Replaces mechanical relay ATM 25/155 switching FUNCTIONAL BLOCK DIAGRAM S0 S1 S2 E Y I0 I1 I2 I3 I4 I5 I6 I7 The IDT logo is a registered trademark of Integrated Device Technology, Inc. FEBRUARY 2014 1 c 2014 Integrated Device Technology, Inc. DSC-5944/11

PIN CONFIGURATION I3 I2 I1 I0 Y NC E GND 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 QSOP/ TSSOP TOP VIEW FUNCTION TABLE (1) VCC I4 I5 I6 I7 S0 S1 S2 ABSOLUTE MAXIMUM RATINGS (1) Symbol Description Max Unit ERM (2) SupplyVoltage to Ground 0.5 to +4.6 V ERM (3) DC Switch Voltage VS 0.5 to +5.5 V ERM (3) DC Input Voltage VIN 0.5 to +5.5 V VAC AC Input Voltage (pulse width 20ns) 3 V IOUT DC Output Current (max. sink current/pin) 120 ma TSTG Storage Temperature 65 to +150 C NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. VCC terminals. 3. All terminals except VCC. CAPACITANCE (TA = +25 C, F = 1MHz, VIN =, VOUT = ) Symbol Parameter (1) Typ. Max. Unit CIN Control Inputs 3 5 pf CI/O Quickswitch Channels Demux 4 6 pf (Switch OFF) Mux 19 25 CI/O Quickswitch Channels Demux 20 28 pf (Switch ON) Mux 20 28 NOTE: 1. This parameter is guaranteed but not production tested. NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High-Impedence Select E S2 S1 S0 Y Function H X X X Z Disable L L L L I0 S2 - S0 = 0 L L L H I1 S2 - S0 = 1 L L H L I2 S2 - S0 = 2 L L H H I3 S2 - S0 = 3 L H L L I4 S2 - S0 = 4 L H L H I5 S2 - S0 = 5 L H H L I6 S2 - S0 = 6 L H H H I7 S2 - S0 = 7 PIN DESCRIPTION Pin Names I/O Description I0 - I7 I Data Inputs S0 - S2 I Select Input E I Enable Input Y O Data Outputs 2

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = 40 C to +85 C, VCC = 3.3V ±0.3V Symbol Parameter Test Conditions Min. Typ. (1) Max. Unit VIH Input HIGH Voltage Guaranteed Logic HIGH VCC = 2.3V to 2.7V 1.7 V for Control Inputs VCC = 2.7V to 3.6V 2 VIL Input LOW Voltage Guaranteed Logic LOW VCC = 2.3V to 2.7V 0.7 V for Control Inputs VCC = 2.7V to 3.6V 0.8 IIN Input Leakage Current (Control Inputs) VIN VCC ±1 μa IOZ Off-State Current (Hi-Z) VOUT 5V, Switches OFF ±1 μa IOFF Data Input/Output Power Off Leakage VIN or VOUT to 5V, VCC = ±1 μa VCC = 2.3V VIN = ION = 30mA 6 8 RON Switch ON Resistance Typical at VCC = 2.5V VIN = 1.7V ION = 15mA 7 9 Ω VCC = 3V VIN = ION = 30mA 4 6 VIN = 2.4V ION = 15mA 5 8 NOTE: 1. Typical values are at VCC = 3.3V and TA = 25 C. TYPICAL ON RESISTANCE vs VIN AT VCC = 3.3V 16 14 RON (ohms) 12 10 8 6 4 2 0 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 VIN (Volts) 3

POWER SUPPLY CHARACTERISTICS Symbol Parameter Test Conditions (1) Min. Typ. Max. Unit ICCQ Quiescent Power Supply Current VCC = Max., VIN = GND or VCC, f = 0 2 4 ma ΔICC Power Supply Current (2,3) per Input HIGH VCC = Max., VIN = 3V, f = 0 per Control Input 30 μa ICCD Dynamic Power Supply Current (4) VCC = 3.3V, A and B Pins Open, Control Inputs See Typical ICCD vs Enable Frequency graph below Toggling @ 50% Duty Cycle NOTES: 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics. 2. Per input driven at the specified level. Mux/demux pins do not contribute to ΔIcc. 3. This parameter is guaranteed but not tested. 4. This parameter represents the current required to switch internal capacitance at the specified frequency. The mux/demux inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested. TYPICAL ICCD vs ENABLE FREQUENCY CURVE AT VCC = 3.3V 6 4 ICCD (ma) 2 0 0 2 4 6 8 10 12 14 16 18 20 ENABLE FREQUENCY (MHz) 4

SWITCHING CHARACTERISTICS OVER OPERATING RANGE TA = -40 C to +85 C VCC = 2.5 ± 0.2V (1) VCC = 3.3 ± 0.3V (1) Symbol Parameter Min. (4) Max. Min. (4) Max. Unit tplh Data Propagation Delay (2,3) 0.2 0.2 ns tphl Y to Ix or Ix to Y tsel Select Time 1.5 9 1.5 8 ns Sx to Y tpzh Enable Time 1.5 9 1.5 9 ns tpzl S to Ix tphz Disable Time 1.5 8 1.5 8 ns tplz S to Ix tpzh Enable Time 1.5 9 1.5 8 ns tpzl E to Y or Ix tphz Disable Time 1.5 8 1.5 8 ns tplz E to Y or Ix feorsx Operating Frequency - Enable (2,5) 10 20 MHz NOTES: 1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS. 2. This parameter is guaranteed but not production tested. 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side. 4. Minimums are guaranteed but not production tested. 5. Maximum toggle frequency for Sx or E control input (pass voltage > VCC, VIN = 5V, RLOAD 1MΩ, no CLOAD). 5

SOME APPLICATIONS FOR HOTSWITCH PRODUCTS 0 to +5V NFET 0 to +5V Vcc = 3.3V CHARGE PUMP +6.5V OE DRIVER SINGLE HOT SWITCH Rail-to-Rail Switching MULTIPLEXING CONTROL CIRCUITRY 1 MEMORY CPU 8 BANKS 8 MEMORY Multiplexing/Demultiplexing PLUGGABLE CARD/ LIVE SYSTEM ZERO DOWN TIME SYSTEM CARD I/O ON CARD LOGIC CONNECTOR QS3VHXXX CPU CARD I/O ON CARD LOGIC CONNECTOR QS3VHXXX RAM BUS Hot-Swapping 6

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS Symbol VCC (1) = 3.3V ± 0.3V VCC (2) = 2.5V ± 0.2V Unit VLOAD 6 2 x Vcc V VIH 3 Vcc V 1.5 VCC/2 V VLZ 300 150 mv VHZ 300 150 mv CL 50 30 pf SAME PHASE INPUT TRANSITION OUTPUT OPPOSITE PHASE INPUT TRANSITION tplh tplh Propagation Delay tphl tphl VIH VOH VOL VIH (1, 2) Pulse Generator VIN RT VCC D.U.T. VOUT CL Test Circuits for All Outputs 500Ω 500Ω DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. NOTES: 1. Pulse Generator for All Pulses: Rate 10MHz; tf 2.5ns; tr 2.5ns. 2. Pulse Generator for All Pulses: Rate 10MHz; tf 2ns; tr 2ns. VLOAD Open GND CONTROL INPUT OUTPUT SWITCH NORMALLY CLOSED LOW tpzh OUTPUT NORMALLY HIGH ENABLE tpzl SWITCH OPEN VLOAD/2 DISABLE tphz tplz VIH VLOAD/2 VOL + VLZ VOL VOH VOH -VHZ NOTE: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. Enable and Disable Times SWITCH POSITION Test tplz/tpzl tphz/tpzh tpd Switch VLOAD GND Open 7

ORDERING INFORMATION QS XXXXX XX Device Type Package X Blank 8 Tube or Tray Tape and Reel QG PAG QSOP - Green TSSOP - Green 3VH251 2.5V / 3.3V 8:1 Mux/Demux High Bandwidth Bus Switch Datasheet Document History 09/01/08 Pg. 4, 8 Revise ICCQ Typ. and Max. Remove non green package version and updated the ordering information by removing the IDT notation. 02/24/14 Pg. 8 Updated the Ordering Information by Adding Tape and Reel information. CORPORATE HEADQUARTERS for SALES: for Tech Support: 6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 logichelp@idt.com San Jose, CA 95138 fax: 408-284-2775 www.idt.com 8