IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

Similar documents
Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

IBIS-AMI Model Simulations Over Six EDA Platforms

Understanding IBIS-AMI Simulations

100G Signaling Options over Backplane Classes

A New Method For Developing IBIS-AMI Models

Understanding IBIS-AMI Simulations

Explore your design space including IBIS AMI models with Advanced Channel Simulation

SPISim StatEye/AMI User s Guide

10GBASE-KR for 40G Backplane

IBIS-AMI: Assumptions, Terminology & Analytical Flows

Advanced Jitter Analysis with Real-Time Oscilloscopes

PCI Express 4.0. Electrical compliance test overview

An Overview of High-Speed Serial Bus Simulation Technologies

Modulation Schemes Link Budget Analysis under BCI Interference for RTPGE

Simulation Results for 10 Gb/s Duobinary Signaling

UNDERSTANDING IBIS-AMI SIMULATIONS

BIRD AMI Model New IBIS Support

100Gb/s SMF PMD Alternatives Analysis

Updated 50G PAM4 C2M Simulations

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

Proposal for modeling advanced SERDES

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

10A AMI PARAMETER DEFINITION FILE STRUCTURE

Concerns when applying Channel Simulation to DDR4 Interface

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

IBIS-ATM Update: SerDes Modeling and IBIS

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Advanced Modulation and Coding Challenges

Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

ET4254 Communications and Networking 1

Feasibility of 40/100G Heterogeneous System based on Channel Data

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver. D. Dunwell and A. Chan Carusone University of Toronto

Comparison of BER Estimation Methods which Account for Crosstalk

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

100GEL C2M Channel Analysis Update

Transmitter testing for MMF PMDs

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

Update on technical feasibility for PAM modulation

SerDes Channel Simulation in FPGAs Using IBIS-AMI

SerDes Modeling: Demonstrating IBIS-AMI Model Interoperability

Using DATA Files for IBIS-AMI Models

ADS USB 3.1 Compliance Test Bench

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

Serial Link Analysis and PLL Model

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Extending HyperTransport Technology to 8.0 Gb/s in 32-nm SOI-CMOS Processors

AirMax VSe High Speed Backplane Connector System

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

High-Speed Jitter Testing of XFP Transceivers

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

64 Gbaud PAM4 DAC G0374A

in Synchronous Ethernet Networks

100G SWDM4 MSA Technical Specifications Optical Specifications

Feasibility of 30 db Channel at 50 Gb/s

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing

COM Analysis on Backplane and Cu DAC Channels

BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?

Sequence Estimators with Block Termination in the presence of ISI

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

Pessimism removal in a system analysis of a 28Gbps SERDES link

Measurement and Simulation of a High- Speed Electro/Optical Channel

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /

SHF Communication Technologies AG

Issue with 50G PAM4 C2M Specification

10-Gigabit Ethernet DWDM OTN Optical Interface Specifications

10-Gigabit Ethernet DWDM OTN PIC Optical Interface Support (T640 Router)

5 GT/s and 8 GT/s PCIe Compared

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Multilevel Serial PMD Update. Rich Taborek - IEEE HSSG - 10 GbE

Options to fix the low frequency jitter (gearbox) issue. Piers Dawe Mellanox Adee Ran Intel Casper Dietrich Mellanox

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes

Jitter Basics Lab Using SDAIII & Jitter Sim

Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

Studies on fade mitigation control for microwave satellite signal propagation

DisplayPort Testing Challenges

Effortless Burst Separation

1:4 LVPECL/CML FANOUT BUFFER WITH INTERNAL TERMINATION

Department of Computer Science and Engineering. CSE 3213: Computer Networks I (Summer 2008) Midterm. Date: June 12, 2008

Ethernet Technologies

Conditional Expressions in IBIS-AMI (updated from Feb 2010)

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

Submission Title: Preliminary Performance of FEC Schemes in TG3d Channels

High-speed I/O test: The ATE paradigm must change

Tektronix Innovation Forum

Transcription:

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

Hongtao Zhang, hongtao@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Xiaoqing Dong, dongxiaoqing82@huawei.com Geoff Zhang, geoffz@xilinx.com

Outline Introduction IBIS-AMI Modeling for NRZ Signaling Brief Introduction to PAM4 Signaling IBIS-AMI Modeling for PAM4 Signaling Eye Plot and Bathtub Construction IBIS-AMI Model Simulation for a PAM4 Link Conclusions

Introduction PAM4 signaling becomes competitive for 40G+ Current IBIS-AMI standard only supports NRZ IBIS-AMI modeling of PAM4 signaling possible with two extensions Four TX input levels from simulators RX slicer levels sent to simulators PAM4 eye diagrams and bathtub curves Proposal for merged NRZ-equivalent eye and bathtub curves

IBIS-AMI Modeling for NRZ Signaling TX DLL input is switching between 0.5V and -0.5V TX output is convolved with channel impulse response The resultant waveform is input to the RX DLL RX equalized signal is sampled at each clock time and compared with 0V for BER calculation RX data segments are processed sequentially with each AMI_GetWave() call.

IBIS-AMI Modeling for NRZ Signaling The simulator sends square waves to TX IBIS-AMI model TX output is convolved with channel impulse response RX sends processed waveform and clock ticks to the simulator

Brief Introduction to PAM4 Signaling PAM4 4-level Pulse Amplitude Modulation Every 2 bits are mapped to one level (one symbol) Requires half of the bandwidth SNR penalty: ~9.5dB Linear mapping vs gray mapping

PAM4 Waveform and Eye Diagram NRZ has 2 levels (normalized to 1 and -1) Two levels form one data eye PAM4 has 4 levels (normalized to 3, 1, -1, and -3) Four levels form three data eyes

PAM4 Advantage Over NRZ An Example Assume we need 32Gbps throughput. For NRZ, the Nyquist frequency is 16GHz. The loss is 42.1dB. For PAM4, the Nyquist frequency is half, 8GHz. The loss is 22.4dB. The net difference is nearly 20dB, much larger than 9.5dB penalty. 42dB is by itself very difficult to equalize, making NRZ extremely challenging. In this case PAM4 might be a viable candidate for this link system.

How PAM4 Signal is Detected? PAM4 signaling detection Three data slicers are needed for detecting four signal levels Data slicer levels are usually adapted to achieve best system SNR Typically, DB = -DT, and DM=0

IBIS-AMI Modeling for PAM4 Signaling TX TX DLL input needs to switch between 0.5V, 0.5/3V, -0.5/3V and -0.5V, represent the 4 normalized levels, 3, 1, -1, and -3 There is no need to make changes to the TX DLL interface for PAM4, from NRZ The simulator is responsible for mapping a given NRZ bit stream into a PAM4 data stream for a given coding scheme Impairments, such as jitter and noise, are handled the same as that for NRZ

IBIS-AMI Modeling for PAM4 Signaling RX RX DLL passes slicing levels to the simulator through AMI_parameters_out in AMI_GetWave() EDA tools use these slicer levels for deriving 3 sets of bathtub curves, and for SER/BER calculations An NRZ equivalent merged bathtub curve and eye diagram can be formulated in the post processing FEC is not currently included in the AMI modeling, but could be another topic to study next

PAM4 Signal Eye Diagram There are three vertically stacked eyes Each eye is treated with respect to its own data slicer For ADC based architecture, there is only one sample per symbol, thus no conventional eye diagram exists From simulation point of a virtual eye can be constructed

PAM4 Signal Bathtub Curves Three sets of independent bathtub curves are formulated Each set contains a vertical bathtub for voltage and a horizontal bathtub for timing Each slicer samples every symbol regardless of the expected signal level An error may be counted in multiple bathtub curves (e.g. a level -3 signal appears above DM)

PAM4 Merged Eye and Bathtub Curves Construction Bathtub based on the following equivalent eye construction Logic 1 Logic 0 Consolidated to only one set of bathtub curves No double counting of errors

An Examples of AMI Model Simulation of PAM4 An AMI model for 56G PAM4 is constructed Simulation conditions: 56G PAM4 with Gray coding IL = 36dB at 14 GHz RL = 17dB at 14 GHz PSXT = -54dB at 14 GHz

AMI Model for PAM4 Simulator Setup Test bench setup is in ADS (modified version) ICN is computed from the crosstalk aggressors ICN is then treated as noise, to simply the setup

Simulated RX Output Waveform A section of waveforms at data slicers are shown to the right The waveform and data slicer levels are used for post processing The three data slicer levels are changing with time The data slicer levels are output from the RX DLL

Simulated RX Output Sampled Eye RX output at sampling point, the sampled eye, which is a function of time (symbols) For post processing it is important to ignore enough symbols to make sure the adaptation converged System SER/BER can be computed either through true comparison or statistical computation

Simulated RX Output Eye Diagrams Eye diagram constructed from ADS for the case study Clock ticks are used same as in NRZ AMI modeling Note that ADS always shows two UI of the data

Simulated RX Output SER Contours Three sets of PAM4 SER contours are constructed by ADS (at 1E-10, 1E-11, and 1E-12) Each set is centered around its own data slicer System SER is determined by the worst of the set

Simulated RX Output Timing Bathtub Curves Timing bathtub curves at the top, middle and bottom eye are formulated by ADS The overall performance is limited by the worst one

Simulated RX Output Voltage Bathtub Curves Voltage bathtubs at the top, middle and bottom eye are formulated in ADS The overall performance is limited by the worst one

Simulated RX Output Merged NRZ Eye Merged NRZ-equivalent eye is constructed by ADS As ADS uses 2-UI to do the construction, only center 1-UI portion reflects an NRZ eye This makes the post processing similar as in NRZ

Simulated RX Output Merged Timing Bathtub The merged NRZequivalent timing bathtub curve is constructed by ADS It alone can be used to determine the link system performance margin

Simulated RX Output Data Slicer Level Top eye data slicer, DT, from RX DLL output is plotted Its convergence profile provides useful information Even after convergence, the slicer level is still dithering around some mean value We need to ignore 10 msec of the data, or about 280K UI In this example DM is set to 0 and DB is tied to DT for processing convenience

Conclusions AMI modeling for PAM4 systems is illustrated TX needs to send 4 different levels at ±0.5V and ±0.5/3V RX needs to pass on adapted slicer levels to EDA tools using AMI_parameters_out for eye plots and BER bathtubs/contours Three sets of bathtub curves can be merged into one set NRZ and PAM4 dual mode support is both feasible and desirable BER/SER calculation should consider the coding scheme FEC is important for PAM4 systems, but not included here