Intro to Logic Gates & Datasheets. Digital Electronics

Similar documents
Intro to Logic Gates & Datasheets. Intro to Logic Gates & Datasheets. Introduction to Integrated Circuits. TTL Vs. CMOS Logic

This presentation will..

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey

Introduction to ICs and Transistor Fundamentals

Copyright 2000 N. AYDIN. All rights reserved. 1

Digital Fundamentals. Integrated Circuit Technologies

EE 8351 Digital Logic Circuits Ms. J.Jayaudhaya, ASP/EEE

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

Chapter 2 Logic Gates and Introduction to Computer Architecture

Lecture (05) Boolean Algebra and Logic Gates

Boolean Algebra and Logic Gates

ECE 261: Full Custom VLSI Design

CAD for VLSI. Debdeep Mukhopadhyay IIT Madras

Homework. Reading. Machine Projects. Labs TTL Logic Data Sheets. MP3 due at start of class today Start looking at MP4 now

Digital Logic Design Exercises. Assignment 1

Chapter 2. Boolean Algebra and Logic Gates

Lecture 21: Combinational Circuits. Integrated Circuits. Integrated Circuits, cont. Integrated Circuits Combinational Circuits

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Digital Electronics 27. Digital System Design using PLDs

Additional Slides for Lecture 17. EE 271 Lecture 17

Design Methodologies. Full-Custom Design

ELCT 501: Digital System Design

Chap-2 Boolean Algebra

Henry Lin, Department of Electrical and Computer Engineering, California State University, Bakersfield Lecture 7 (Digital Logic) July 24 th, 2012

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

Package (1C) Young Won Lim 3/20/13

Package (1C) Young Won Lim 3/13/13

Spiral 2-8. Cell Layout

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Module 7 Electronics Systems Packaging

An Introduction to Programmable Logic

FPGA BASED SYSTEM DESIGN. Dr. Tayab Din Memon Lecture 1 & 2

CD4010C Hex Buffers (Non-Inverting)

CD4023BC Buffered Triple 3-Input NAND Gate

Chapter 1 Introduction of Electronic Packaging

CS310 Embedded Computer Systems. Maeng

Bill of Materials D RF INTERFACE CCA G. Assembly No.: Description: Revision:

END-TERM EXAMINATION

Integrated circuits and fabrication

Introduction Overview Of Intel Packaging Technology

EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)

Outline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?

ECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141

FPGA for Dummies. Introduc)on to Programmable Logic

The PUMPKIN LIGHT LED

Systems Programming. Lecture 2 Review of Computer Architecture I

Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O

EE4380 Microprocessor Design Project

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

Chapter 1: Basics of Microprocessor [08 M]

DIGITAL ELECTRONICS. Vayu Education of India

Chapter 5: ASICs Vs. PLDs

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

Recent Advancements in Bus-Interface Packaging and Processing

Epigap FAQs Part packges and form factors typical LED packages

Hours / 100 Marks Seat No.

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

Sketch A Transistor-level Schematic Of A Cmos 3-input Xor Gate

OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic

74VHC132 Quad 2-Input NAND Schmitt Trigger

8051 INTERFACING TO EXTERNAL MEMORY

Lecture 20: Package, Power, and I/O

Over 5,000 products High Performance Adapters and Sockets Many Custom Designs Engineering Electrical and Mechanical ISO9001:2008 Registration

More Course Information

Lab 4: Digital Electronics Innovation Fellows Program Boot Camp Prof. Steven S. Saliterman

Adapter Technologies

SOT553/563 Launch Packet

EE586 VLSI Design. Partha Pande School of EECS Washington State University

Digital Circuits 1: Binary, Boolean, and Logic

Digital Electronics. CHAPTER THIRTY TWO. Semiconductor Read-Only Memories

Dwarf Boards. DB021 : L298 dual motor driver

Obsolescence Solutions

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)

Introduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN

Chapter 6. Digital Components

Scheme I. Sample Question Paper

INTERCONNECT TESTING WITH BOUNDARY SCAN

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Curtis Nelson. Walla Walla College. Introduction CMOS VLSI Design

E 4.20 Introduction to Digital Integrated Circuit Design

SECTION-A

LAB #1 BASIC DIGITAL CIRCUIT

Higher Advanced Electronics Troubleshooting And Repair Course. Topics Covered

INTEGRAL Holding.

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

Design Methodologies and Tools. Full-Custom Design

74VHC14 Hex Schmitt Inverter

Chapter 13 Programmable Logic Device Architectures

AN-12. Use Quickswitch Bus Switches to Make Large, Fast Dual Port RAMs. Dual Port RAM. Figure 1. Dual Port RAM in Dual Microprocessor System

Digital Fundamentals

E40M. MOS Transistors, CMOS Logic Circuits, and Cheap, Powerful Computers. M. Horowitz, J. Plummer, R. Howe 1

Design and Simulation of Low Power 6TSRAM and Control its Leakage Current Using Sleepy Keeper Approach in different Topology

Number Systems UNIT. Learning Objectives. 1.0 Introduction

Drexel University Electrical and Computer Engineering Department ECE 200 Intelligent Systems Spring Lab 1. Pencilbox Logic Designer

Lab. Course Goals. Topics. What is VLSI design? What is an integrated circuit? VLSI Design Cycle. VLSI Design Automation

Z Z-280 MT8930, MT8992/3/4/5 MT8880 MT8888 MT8889 MT8980/1 MT8985, MT8986 (DIP-40) MT8986 (PLCC-44) MT8920B MT8952B

CS6143 COMPUTER ARCHITECTURE II SPRING Applications to Transistors

DESIGN AND SIMULATION OF 1 BIT ARITHMETIC LOGIC UNIT DESIGN USING PASS-TRANSISTOR LOGIC FAMILIES

Transcription:

Intro to Logic Gates & Datasheets Digital Electronics

Intro to Logic Gates & Datasheets This presentation will Introduce integrated circuits (ICs). Present an overview of : Transistor-Transistor Logic TTL Complementary Metal Oxide Semiconductor - CMOS Define the scale of integration and package styles. Describe the TTL logic gate numbering system. Review manufacturer datasheets. 2

Introduction to Integrated Circuits All logic gates are available in Integrated Circuits (ICs) ICs are categorized in three different ways: The underlying technology upon which their circuitry is based: Transistor-Transistor Logic - TTL Complementary Metal Oxide Semiconductor - CMOS The scale of integration: Small Scale Integration - SSI Medium Scale Integration - MSI Large Scale Integration - LSI Very Large Scale Integration - VLSI Package Style Through-Hole Technology - THT Dual Inline Packages - DIP Surface-Mount Technology - SMT Small Outline IC - SOIC Plastic Leaded Chip Carrier - PLCC Quad Flat Pack - QFP 3

TTL Vs. CMOS Logic TTL: Transistor-Transistor Logic Constructed from Bipolar Junction Transistors (BJT) Advantages: Faster than CMOS Not sensitive to damage from electrostatic-discharge Disadvantages: Uses more power than CMOS CMOS: Complementary Metal Oxide Semiconductor Constructed from Metal Oxide Semiconductor Field-Effect Transistors (MOSFET) Advantages: Uses less power than TTL Disadvantages: Slower than TTL Very sensitive to damage from electrostatic-discharge BJT Transistor MOSFET Transistor 4

IC Density of Integration Density of Integration / Complexity SSI: Small-Scale Integration Logic Gates (AND, OR, NAND, NOR) MSI: Medium-Scale Integration Flip Flops Adders / Counters Multiplexers & De-multiplexers LSI: Large-Scale Integration Small Memory Chips Programmable Logic Device VLSI: Very Large-Scale Integration Large Memory Chips Complex Programmable Logic Device ULSI: Ultra Large-Scale Integration 8 & 16 Bit Microprocessors GSI: Giga-Scale Integration Pentium IV Processor Gates per IC <10 10 100 100 10,000 10,000 100,000 100,000 1,000,000 >1,000,000 5

Package Styles Through-Hole Technology (THT) DIP: Dual Inline Package Surface Mount Technology (SMT) SOIC: Small Outline IC QFP: Quad Flat Pack NOTE: For most commercial application, the DIP package has become obsolete. However, it is still the package of choice for educational applications because it can be used with proto-boards. PLCC: Plastic Leaded Chip Carrier 6

Through-Hole Technology (THT) THT components have pins that are inserted into holes drilled in the PCB and soldered on the reverse side of the board. Advantages: Designs with THT components are easier to handassemble than SMT-based designs because THT components are much larger. THT components can be used in proto-boards. Disadvantages: Designs with THT components are significantly larger than SMT-based designs. Most high-end electronics components (i.e., microprocessors) are not available in THT package styles. 7

Surface Mount Technology (SMT) SMT components are mounted on the surface of the PCB, so no holes need to be drilled. Primary Advantages: Designs with SMT components are smaller than THTbased designs because SMT components are significantly smaller and have much higher pin counts than THT components. Also, SMT components can be mounted on both sides of the PCB. Primary Disadvantages: Designs with SMT components are more expensive to manufacture because the process is significantly more sophisticated than THT-based designs. SMT components can not be used in a proto-boarding. 8

TTL Logic Sub-Families TTL Series Infix Example Comments Standard TTL none 7404 Original TTL gates. Slowest, uses a lot of power. (obsolete) Low Power L 74L04 Optimized to consume less power than "Standard". (obsolete) Schottky S 74S04 Low-Power Schottky LS 74LS04 First to utilizes the Schottky transistor. Optimized for speed, but consumes a lot of power. (obsolete) Faster and lower power consumption than the L & S subfamilies. The type that is used throughout this course. Advanced Schottky AS 74A S04 Very fast, uses a lot of power. Advanced Low-Power Schottky ALS 74ALS04 Very good speed-power ratio. Quite popular member of this family. 9

TTL Logic Gate Numbering System DM 74 LS 08 N Package Style (i.e., N=DIP) Logic Function (i.e., 04 = Inverter, 08 = AND Gate, etc.) Logic Sub-family (i.e., LS = Low Power Schottky) 74-Series TTL Manufacturer DM = Fairchild Semiconductor SN = Texas Instruments 10

Manufacturer Datasheets A manufacturer datasheet for a logic gate contains the following information: General Description Connection (pin-out) Diagram Function Table Operating Conditions Electrical Characteristics Switching Characteristics Physical Dimensions 11

General Description 12

Connection Diagram 13

Function Table 14

Recommended Operating Conditions 15

Electrical Characteristics 16

Switching Characteristics 17

Physical Dimensions 18