Programming Xilinx SPARTAN 3 Board (Simulation through Implementation)

Similar documents
Xilinx ISE8.1 and Spartan-3 Tutorial (Prepared by Kahraman Akdemir based on Professor Duckworth's Tutorials updated September 2006)

Xilinx ISE8.1 and Spartan-3 Tutorial EE3810

TLL5000 Electronic System Design Base Module. Getting Started Guide, Ver 3.4

TLL5000 Electronic System Design Base Module

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004

Xilinx Project Navigator Reference Guide

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

Xilinx ISE Synthesis Tutorial

Xilinx Tutorial Basic Walk-through

EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09

Banks, Jasmine Elizabeth (2011) The Spartan 3E Tutorial 1 : Introduction to FPGA Programming, Version 1.0. [Tutorial Programme]

XILINX ISE AND SPARTAN 3AN TUTORIAL

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 10/25/16

Tutorial: Working with Verilog and the Xilinx FPGA in ISE 9.2i

Tutorial: ISE 12.2 and the Spartan3e Board v August 2010

Nexys 2/3 board tutorial (Decoder, ISE 13.2) Jim Duckworth, August 2011, WPI. (updated March 2012 to include Nexys2 board)

Logic Implementation on a Xilinx FPGA using VHDL WWU Linux platform assumed. rev 11/01/17

Verilog Design Entry, Synthesis, and Behavioral Simulation

Circuit design with configurable devices (FPGA)

Board-Data Processing. VHDL Exercises. Exercise 1: Basics of VHDL Programming. Stages of the Development process using FPGA s in Xilinx ISE.

Building Combinatorial Circuit Using Behavioral Modeling Lab

Getting Started with Xilinx WebPack 13.1

Using Synplify Pro, ISE and ModelSim

ELEC 204 Digital System Design LABORATORY MANUAL

and 32 bit for 32 bit. If you don t pay attention to this, there will be unexpected behavior in the ISE software and thing may not work properly!

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack andisim. ver. 1.0

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.5

Tutorial on FPGA Design Flow based on Xilinx ISE WebPack and ModelSim. ver. 2.0

OVERVIEW OF FPGA AND EDA SOFTWARE

Implementing a Verilog design into the UWEE CPLD Development Board Using Xilinx s ISE 7.1i Software: A Tutorial

Xilinx ISE/WebPack: Introduction to Schematic Capture and Simulation

Getting started with the Xilinx Project Navigator and the Digilent BASYS 2 board.

ECE 4305 Computer Architecture Lab #1

Lab 1: Introduction to Verilog HDL and the Xilinx ISE

Tutorial on FPGA Design Flow based on Xilinx ISE Webpack and ModelSim. ver. 1.3

Revision: February 27, E Main Suite D Pullman, WA (509) Voice and Fax

The board is powered by the USB connection, so to turn it on or off you plug it in or unplug it, respectively.

CCE 3202 Advanced Digital System Design

4. Verify that HDL is selected as the Top-Level Source Type, and click Next. The New Project Wizard Device Properties page appears.

Xilinx Schematic Entry Tutorial

EE 1315 DIGITAL LOGIC LAB EE Dept, UMD

Tutorial: Working with the Xilinx tools 14.4

Xilinx ISE Simulation Tutorial

Department of Electrical and Computer Engineering Xilinx ISIM <Release Version: 14.1i> Simulation Tutorial Using Verilog

Chip Design with FPGA Design Tools

Lab 6: Intro to FPGAs

After opening the Programs> Xilinx ISE 8.2i > Project Navigator, you will come to this screen as start-up.

COS/ELE 375 Verilog & Design Tools Tutorial

MANUAL XILINX ISE PROJECT NAVIGATOR

Nexys 2 board tutorial (Decoder, ISE 12.2) Jim Duckworth, August 2010, WPI. Digilent Adept Programming Steps added by Zoe (Zhu Fu)

VIVADO TUTORIAL- TIMING AND POWER ANALYSIS

Introduction. About this tutorial. How to use this tutorial

JEE2600 INTRODUCTION TO DIGITAL LOGIC AND COMPUTER DESIGN. ModelSim Tutorial. Prepared by: Phil Beck 9/8/2008. Voter Function

Programmable Logic Design I

MicroBlaze Tutorial on EDK 10.1 using Sparatan III E Behavioural Simulation of MicroBlaze System

TUTORIAL On USING XILINX ISE FOUNDATION DESIGN TOOLS: Mixing VHDL and Schematics

Quick Tutorial for Quartus II & ModelSim Altera

CSE 591: Advanced Hardware Design and Verification (2012 Spring) LAB #0

Guide ISE14. ISE 14.2 (Xilinx) Designflow 1/12

XILINX WebPack -- testing with Nexys2 boards at USC (EE201L)

ECT 224: Digital Computer Fundamentals Using Xilinx StateCAD

University of California, Davis Department of Electrical and Computer Engineering. Lab 1: Implementing Combinational Logic in the MAX10 FPGA

Introduction to WebPACK 6.3. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

FPGA Design Tutorial

AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall

Tutorial on FPGA Design Flow based on Aldec Active HDL. ver 1.7

Experiment # 4 Introduction to FPGAs - Detour Signal Lab

Generating Parameterized Modules and IP Cores

ISE Design Suite Software Manuals and Help

Introduction to WebPACK 3.1. Using XILINX WebPACK Software to Create CPLD Designs

CECS LAB 1 Introduction to Xilinx EDA Tools

Project 1a: Hello World!

CPLD Experiment 4. XOR and XNOR Gates with Applications

Lab 3: Xilinx PicoBlaze Flow Lab Targeting Spartan-3E Starter Kit

EE183 LAB TUTORIAL. Introduction. Projects. Design Entry

EET2141 Project 2: Binary Adder Using Xilinx 7.1i Due Friday April 25

VHDL introduction Notes

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:

Introduction to WebPACK 4.1 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

University of Hawaii EE 361L. Getting Started with Spartan 3E Digilent Basys2 Board. Lab 4.1

Using XILINX WebPACK Software to Create CPLD Designs

Experiment 18 Full Adder and Parallel Binary Adder

ELEC 4200 Lab#0 Tutorial

Boise State University Digital Systems Laboratory

Tutorial on FPGA Design Flow based on Aldec Active HDL. Ver 1.5

Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board

Verilog Module Tutorial By TA Brian W. Stevens CMPE415 UMBC Spring 2015 Dr. Tinoosh Mohsenin

Step 1: Downloading the source files

Introduction to WebPACK 6.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications

Introduction to WebPACK 4.1 for CPLDs. Using Xilinx WebPACK Software to Create CPLD Designs for the XS95 Board

ISE Simulator (ISim) In-Depth Tutorial. UG682 (v 13.1) March 1, 2011

Introduction to WebPACK 5.2 for FPGAs. Using Xilinx WebPACK Software to Create FPGA Designs for the XSB-300E Board

Introduction to WebPACK 8.1. Using Xilinx WebPACK Software to Create FPGA Designs for the XSA Board

ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EEM Digital Systems II

Timing Analysis in Xilinx ISE

ChipScope Demo Instructions

Laboratory of Digital Circuits Design: Design, Implementation and Simulation of Digital Circuits Using Programmable Devices

PlanAhead Release Notes

Introduction to Schematic Entry using Xilinx ISE and Digital Logic Simulation using ModelSim MXE

Transcription:

Programming Xilinx SPARTAN 3 Board (Simulation through Implementation) September 2008 Prepared by: Oluwayomi Adamo Class: Project IV University of North Texas

FPGA Physical Description 4 1. VGA (HD-15) Monitor Port 2. 9-pin (DB-9) 3. Power Connector 4. A1 Expansion Port 5. A2 Expansion Port 6. B1 Expansion Port 7. PS/2 Port 8. Seven Segment Displays 9. Switches (8) 10. Buttons (4) 11. LEDs (8) 12. Power LED 13. Spartan 3 FPGA Core 14. Program LED (Lit when the FPGA is programmed) 15. JTAG Port (used to program the FPGA)

Programming Xilinx Board (Spartan 3) Tutorial Using ISE 8.1i Tutorial prepared by Oluwayomi Adamo Introduction This tutorial shows you how to program Spartan 3 FPGA board using Xilinx ISE 8.1i. As an example, a half adder circuit will be implemented on the Spartan 3 board. The tutorial begins by showing you how to create a new project and how to describe the digital circuit in VHDL. After the circuit s functionality has been verified, it is then downloaded to the Spartan 3 board for implementation. You are encouraged to try out the examples before embarking on any exercise. Creating a new Project and Source Start the Xilinx ISE 8.1i project navigator by double clicking the Xilinx ISE 8.1i icon on your desktop. Click on File and select New Project

Select a project location and type the name you would like to call your project HalfAdder : Click Next Select the device family, device, package, and speed grade as shown below:

Click Next Click New Source Select VHDL Module in the New Source Wizard window:

Click Next Specify the inputs and outputs of your design (HalfAdder). This is used to generate a template for your VHDL code. Click Next

Click Finish if you are satisfied your specifications shown in the summary page Click Next

Click Next Verify the information on the Project Summary window: Click Finish. Double-click on HalfAdder-Behavioral(HalfAdder.vhd) tab in the Sources pane.

Include an enable input in your entity and it should be 1 bit wide. Complete the architectural part of your VHDL code.

Simulating your code Click on the + sign beside synthesize XST and double click on check syntax. If your code does not have an error, the message Process Check Syntax completed successfully will be displayed.

Double-click on Create New Source in the Process pane in the left of the window. Click on VHDL Test Bench and specify the file name for the test bench. Use a different name e.g HalfAdder_tb Click Next.

Click on the Source with which to associate the test bench. Verify the summary of your test bench and click Finish. Click Finish if you are satisfied your specifications shown in the summary page.

At the tb: process portion of the test bench, specify the test cases you will like to verify.

Click on the drop down button at the Sources pane window in the left of the window and click on behavioral simulation. Click on the + sign beside ModelSim Simulator. Double click on Simulate Behavioral Model.

Click on the wave tab and undock to view the waveform. Verify the correctness of your waveform.

Congratulation, you have verified your design. It is time to implement on FPGA board.

Implementation Specify the pins you would like the inputs and outputs to be connected to. Double-click on Assign Package Pins in the Process pane in the left of the window. Note: You may be asked to save your VHDL code. Your design will be checked for syntax error. If you have any error, make sure you fix them before proceeding. Click Yes.

Click Yes. The Pace editor is loaded. You can select Package View tab at the bottom of the right pane. The package view gives a better view of the physical FPGA package).

Type in the desired pin names for each signal in the Design Object List at the left in the Loc column Click File and Save. Click File and Exit. Note: The following dialog may appear when saving the file: Click on Don t show this dialog again.

Click Ok. View the UCF file by double-clicking Edit Constraints (Text) in the project Navigator window.

Programming the Board In the Project Navigator window, double-click on HalfAdder-Behavioral (HalfAdder) tab in the Sources pane.

Right-click on Generate Programming File in the Processes pane. Select Properties. In the Process Properties windows, Select Startup Options tab. Change FPGA Start-UP Clock to JTAG Clock

Click Apply. Click Ok. In the Processes window, click on the + sign by Generate programming file. Double-click on Configure Device (impact). This opens the impact tool and a wizard for creating a new configuration.

Click Finish.

Assign New Configuration File window opens. Select the name of your select the.bit file (HalfAdder.bit). Click Open. click Bypass.

You will now be at the main impact window: Right-click on the FPGA ( xc3s200 ). select Program.

Make sure that Verify is not checked. Click Apply. Click Ok. The FPGA is now being programmed as shown:

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback