Throughout the history of the electronics

Similar documents
Anadigmvortex AN221D04

AN231K04-DVLP3 AnadigmApex Development Board

Anadigm FPAA Solutions Training Class III

LSN 6 Programmable Logic Devices

AN231K04-DVLP3 AnadigmApex Development Board

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

Trends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India

AMS 5812 OEM pressure sensor with an analog and digital output

Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs

AN120E04 AN220E04 Field Programmable Analog Arrays - User Manual

FPGA Based Digital Design Using Verilog HDL

Overview of Microcontroller and Embedded Systems

PLAs & PALs. Programmable Logic Devices (PLDs) PLAs and PALs

Chapter 5: ASICs Vs. PLDs

AN121E04 AN221E04 Field Programmable Analog Arrays - User Manual

Programmable Logic Devices Introduction CMPE 415. Programmable Logic Devices

Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP

Apex Filter Demo Application Note

Copyright 2011 R.S.R. Electronics, Inc. All rights reserved. 04/11. Ver. 1.0web

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220. PROGRAMMABLE LOGIC DEVICES (PLDs)

ispxpld TM 5000MX Family White Paper

INTRODUCTION TO FPGA ARCHITECTURE

Simplify System Complexity

Appendix 2: Field Programmable Gate Arrays: An Introduction Introduction: 2.2 Basic Technologies

Development of a MATLAB Data Acquisition and Control Toolbox for PIC Microcontrollers

Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad

FPGA. Logic Block. Plessey FPGA: basic building block here is 2-input NAND gate which is connected to each other to implement desired function.

MT2 Introduction Embedded Systems. MT2.1 Mechatronic systems

Simplify System Complexity

UltraLogic High-Density Flash CPLDs

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

The Xilinx XC6200 chip, the software tools and the board development tools

Application Note 69 LCD Contrast Control Using Dallas Semiconductor Digital Potentiometers

Mapping Multi-Million Gate SoCs on FPGAs: Industrial Methodology and Experience

Programmable Logic Devices

Programmable Logic. Any other approaches?

Programmable Logic Devices FPGA Architectures II CMPE 415. Overview This set of notes introduces many of the features available in the FPGAs of today.

University Program Advance Material

Introduction to ICs and Transistor Fundamentals

Spartan-3E FPGA Design Guide for prototyping and production environment

FPGA Discovery-III XC3S200 Board Manual

Advanced Digital Design Using FPGA. Dr. Shahrokh Abadi

CMPE 415 Programmable Logic Devices Introduction

FPGA for Complex System Implementation. National Chiao Tung University Chun-Jen Tsai 04/14/2011

FPGA for Dummies. Introduc)on to Programmable Logic

The S6000 Family of Processors

Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy

CS310 Embedded Computer Systems. Maeng

Performance Imrovement of a Navigataion System Using Partial Reconfiguration

IMPLEMENTATION OF USER-DEFINED VOLTAGE TRANSFER FUNCTIONS IN FPAA

CPLD board datasheet EB

MicroProcessor. MicroProcessor. MicroProcessor. MicroProcessor

Basic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices

L2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA

INTRODUCTION TO FIELD PROGRAMMABLE GATE ARRAYS (FPGAS)

ELCT708 MicroLab Session #1 Introduction to Embedded Systems and Microcontrollers. Eng. Salma Hesham

System-on-a-Programmable-Chip (SOPC) Development Board

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8

Field Program mable Gate Arrays

Board Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007

Embedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1

DSP-BASED MOTOR CONTROLLER FOR THREE-PHASE BRUSHLESS DC MOTORS

BASICS. Design. Field-programmable gate arrays. Tradeoffs Abound. FPGAs offer all of the features needed to implement. in FPGA Design.

Outline. Field Programmable Gate Arrays. Programming Technologies Architectures. Programming Interfaces. Historical perspective

EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs)

DSP240-LPI Inverter Controller Card. Technical Brief

Outline. EECS150 - Digital Design Lecture 6 - Field Programmable Gate Arrays (FPGAs) FPGA Overview. Why FPGAs?

DESIGN AND IMPLEMENTATION OF FPGA BASED MULTIPURPOSE REAL-TIME CONTROLLER FOR HYBRID STEPPER MOTOR

FPGA design with National Instuments

Technical Article MS-2442

Developing Measurement and Control Applications with the LabVIEW FPGA Pioneer System

QPRO Family of XC1700E Configuration PROMs

Integrated circuits and fabrication

More Course Information

Design Progression With VHDL Helps Accelerate The Digital System Designs

Lab #2: Building the System

Platform-based Design

MINI-CAN User Manual. Issue 1.02

FPGAs: FAST TRACK TO DSP

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

Innovative DSPLL and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs

Typical applications where a CPLD may be the best design approach:

V8-uRISC 8-bit RISC Microprocessor AllianceCORE Facts Core Specifics VAutomation, Inc. Supported Devices/Resources Remaining I/O CLBs

MAX II CPLD Applications Brochure

Spiral 2-8. Cell Layout

ProASIC PLUS FPGA Family

PCI to SH-3 AN Hitachi SH3 to PCI bus

An Introduction to Programmable Logic

Ultra5000 Intelligent Positioning Drive Frequently Asked Questions

Digital Integrated Circuits

Abstract. Cycle Domain Simulator for Phase-Locked Loops

Hardware Implementation of GA.

High-Voltage Structured ASICs for Industrial Applications - A Single Chip Solution

ARM ARCHITECTURE. Contents at a glance:

Very Large Scale Integration (VLSI)

Design Methodologies

CPLDs vs. FPGAs: Comparing High-Capacity Programmable Logic

Digital Electronics 27. Digital System Design using PLDs

ECE 331 Digital System Design

AGM CPLD AGM CPLD DATASHEET

Transcription:

Technology FEATURE Analog Reconfigurable analog: The start of a revolution By Joel Huebner and Nathan John Throughout the history of the electronics industry there have been advances in technology that have evolved and revolutionized the industry. These advances have brought on new branches and new fields of electronics that were previously unobtainable. New silicon materials and methodologies have created their own group of explosive technology areas, along with a subset of mathematical equations and graphs required to understand and design them into electronic systems. These newly amalgamated ICs are based upon the marriage of existing technologies, but applied and incorporated in such a radical new fashion that they give birth to a new breed of smaller, faster, inexpensive, and more versatile electronic components. Today we are in the process of experiencing the development of a new electronic component based on a marriage of technologies that is destined to revolutionize the analog electronics industry. This new component is the Field Programmable Analog Array, or FPAA. The Field Programmable Analog Array is in some ways equivalent to the Field Programmable Gate Array, or FPGA. Both are technologies that are entirely reprogrammable and reconfigurable by the user. They can be custom programmed to the requirements of an entire electronic system design or to just a particular system function. That is where the similarities end. Where the FPGA s core structure is based upon and targeted for digital electronics, the FPAA s core structure is based upon and targeted for the analog electronics sector. In this article, Joel and Nathan introduce new dynamic analog capabilities.

FPAA application advantages FPAAs can simplify your analog implementation while providing you with an unprecedented degree of system-level control. The following is but a brief list of analog technology applications and benefits that the FPAA can provide: Closed loop control applications: Closed loop control systems based on a Proportional Integral Derivative (PID) control methodology are used in a wide range of industries to help ensure peak performance from motors, lasers, chemical systems, industrial ovens, and many other applications. Dynamically reconfigurable FPAAs are an ideal analog front-end solution for PID systems. The FPAA allows control system parameters to be tuned and updated in real time from within the system software to adjust for factors such as sensor aging and actuator degradation. Audio applications: FPAAs are the first analog components for audio that can change their parameters in real time and even undergo a complete state change all so instantaneously as to be inaudible even to the most experienced ear. The FPAA can be configured to provide second, third, and fourth order crossovers with minimal impact on phase response or offer user-selectable bass and treble tilt settings as pre-set configurations with no additional component cost. It s even possible to create an equalizer that adjusts automatically to the characteristics of the room where the speakers are placed. Sensor applications: The FPAA can provide multiple sensor conditioning circuits under the real-time control of a digital microprocessor. Sensor signal linearization, offset compensation, calibration, and signal modulation circuits can now be implemented in minutes on a drift-free integrated silicon platform. The reprogrammable and reconfigurable advantage of the FPAA allows for partial or complete microprocessor controlled reconfiguration of the FPAA based upon external events. Communication applications: Communication applications implement a wide range of analog processing technologies. These range from closed-loop control systems for adjusting the biasing of a laser in a long-haul DWDM system to the simple gain and filtering stages required in various communication products. The FPAA allows for all control loop coefficients to be adaptive and under real-time control providing the ability to tune the response characteristics of the closed loop system or accommodate different external component types and respond to component aging profiles. The strength and advantage of the FPAA can be applied in multiple analog system applications including: Signal linearization Line equalization and termination Proportional, integral, derivative signal control Complex filtering Keeping it analog The FPAA is true analog technology that is entirely reprogrammable and reconfigurable. In contrast to Digital Signal Processors (DSPs), the FPAA does not convert the analog signals into the digital domain. Rather all the signal processing is performed in the native analog form, thus preserving the high precision nature of the original signals. The FPAA is comprised of multiple high precision op amps whose functional parameters are configured by a surrounding programmable switch-capacitor network. This utilization of the established technology of a switch-capacitor network within the silicon allows each high Reprinted from PC/104 Embedded Solutions / Winter 2004

precision op amp to be completely reprogrammable and reconfigurable. Not only does it allow the parameters of each op amp to be entirely reconfigurable and reprogrammable, but the interconnections of the op amps with respect to each other within the FPAA are completely reconfigurable and reprogrammable as well. Two new capabilities are needed in the analog world: Translation of complex analog circuits to a simple set of low-level functions thus giving designers the analog equivalent of an FPGA Placing analog functions under real-time software control within the system By providing the analog equivalent of logic gates, FPAAs give designers the ability to describe analog functions such as gain stages and filters without reference to the underlying function. In other words, without having to think on the level of such components as op amps, capacitors, resistors, transconductors, and current mirrors. Lifted to this higher level of abstraction, the design process becomes so simple that nonspecialists can create sophisticated circuits that would require weeks or months of design work with ASICs or discretes. By providing the analog equivalent of logic gates, FPAAs give designers the ability to describe analog functions... without reference to the underlying function. topology are configured into a specialized matrix referred to as Configurable Analog Blocks or CABs as shown in Figure 1. The core of the Anadigm FPAA is an array of identical CABs. The versatility and function of the CABs are additionally enriched with the incorporation of addressable memory (look-up table), programmable comparators and references, and dedicated signal interfacing functions. FPAA technology Anadigm s FPAA is based upon the implementation of programmable switched-capacitor technology. Switched-capacitor networks surround each high precision op amp within the FPAA. This combination of switched-capacitor networks and high precision op amps along with a specialized signal routing Figure 1 Just as the digital FPGA has physical programmable blocks or macrocells that can be configured to implement a range of logical functions, the Anadigm FPAA also has CABs that can be programmed and assembled to create analog functions. These analog functions are represented in software tools as Configurable Analog Modules (CAMs) the abstract analog equivalent of the logic function. The CAB architecture combines as small a diversity of component types as possible with maximum versatility (providing as varied and extensive a deployment of resources as possible) and maximized utilization (affording minimum component redundancy for any function). Switched-capacitor techniques offer exactly this combination of characteristics. Two pairs of switches and a single programmable capacitor can be configured to perform at least nine different tasks. Combine a number of these with active elements (op amps, comparator), with complex logic control, and then combine the CABs themselves: the resulting diversity and scope of signal processing functions is immense. In addition to their simplicity and flexibility, switched-capacitorbased circuits have an inherent precision, being reliant only on matching of component values, rather than their absolute values. This provides for high initial accuracy in these devices, as well as very low levels of drift over time (the underlying component drift will affect each of the elements in the same manner, and will ultimately be cancelled out in the device operation). The inherent routing benefits that arise from the CMOS switch fabric, all of which can be driven from digital programming, means that such

architectures lend themselves extremely well to field programming and real-time reprogramming. The CAB structure is the result of application experience gained from previous products combined with advanced place and route features within the FPAA tools. The net effect is a highly versatile building block whose components can be assembled in a predetermined way to reliably implement a desired function. The advantage of the FPAA CAMs The CAM completely insulates the designer from the underlying circuit design and silicon by transforming analog design know-how into functional software elements. Examples of such elements are: filter stages gain stages summing/difference stages voltage multipliers phase/voltage comparators rectifiers oscillators references New, highly customizable functions, such as arbitrary waveform synthesis or arbitrary voltage transfer functions, further exploit the programmable nature of the FPAA. As an abstraction, the CAM in fact offers much higher complexity and flexibility than a logic gate. Nevertheless, it performs much the same role: a functional block that can be considered independently of the silicon and support true design abstraction. Access to the CAM is via a high-level design tool, the AnadigmDesigner2 software FPAA development tool. The CAMs are contained within a design library. They can be dragged and dropped onto a schematic canvas within the design tool, on which the FPAA devices that will realize the final design are depicted (shown in Figure 2). The software assembles the configuration data set(s) for the entire design, and delivers it in a form ready to be programmed in a FPAA or FPAAs from an EEPROM, a host microprocessor, or directly programmed from the FPAA software development tool. Figure 2 Reprinted from PC/104 Embedded Solutions / Winter 2004

The CAM is thus entirely self-contained and is a full representation, in software, of a physical analog signal processing function. It can even be seen as an analog standard cell, capable of integration with established third party system design and verification tools. Higher-level synthesis tools, such as filter synthesis, are also available and readily interact with these abstracted blocks. Dynamic reconfigurability of the Anadigm FPAA adds to these capabilities by allowing analog functions to be updated in real time using automatically generated C-code. With analog functions under the control of the system processor, new device configurations can be loaded into the FPAA in real time, allowing the device s operation to be time-sliced, or to manipulate the tuning or the construction of any part of the circuit without interrupting operation of the FPAA, thus maintaining system integrity. Example of an FPAA based PC/104 board Jacyl Technology, Inc. has developed the AXR-16 PC/104 board based upon the Anadigm FPAA. The AXR-16 shown in Figure 3 features: Four Anadigm AN221E04 FPAA components Xilinx XC95288 CPLD Programmable Direct Digital Synthesis (DDS) component (programmable up to 33 MHz) 25 differential or single-ended analog inputs/outputs Five additional dedicated differential or single-ended analog outputs 42 user configurable digital I/O lines Configuration of the four FPAAs Each FPAA on the board can be configured to function independently of each other or all four of the FPAAs can be cascaded together. When the FPAAs function independently the CABs and associated input/output analog signal lines for each FPAA can be programmed with a unique configuration and utilized for a unique separate analog system function. An alternative configuration is for each of the four FPAA s outputs to serve as the input of the adjacent FPAA, allowing all four FPAAs to be serially cascaded or daisy-chained together. This configuration allows up to a total of 16 CABs to be utilized for applications requiring special analog processing. Also, the 8 bit analog-to-digital converter located within each AN221E04 can be individually routed to the Xilinx CPLD for further processing, or by a separate microprocessor board attached to the AXR-16 PC/104 bus. Each FPAA on the AXR-16 has the capability of being programmed from multiple sources. It features an onboard RS-232 connector, allowing the FPAAs to be programmed directly from a host computer running the AnadigmDesigner2 FPAA software development tool. Each FPAA can also be programmed from an onboard socket configured for a Xilinx XC1700E serial EPROM, or each FPAA can be configured and programmed through the PC/104 bus. The PC/104 board clock sources The PC/104 board provides three separate digital clock sources for the CPLD for each of the FPAAs: 50 MHz digital clock source 12 MHz master clock from the PC/104 bus Programmable DDS component Each of the clock sources is routed through the CPLD and can be utilized in multiple combinations for each of the FPAAs. This allows the AXR-16 to be very flexible on single, multiple, or system clock requirements. The DDS can provide a programmable clock source of up to 33 MHz and is capable of being reprogrammed in real time to a new clock frequency. One unique application of the DDS programmable clock output is serving as the source clock for the switched capacitor networks within each of the FPAAs. Programming a specialized analog filter function into the FPAA and then programming the DDS to sweep a frequency range allows the FPAA to dynamically move the tuned frequency of the filter circuit through a frequency spectrum in real time. This unique versatility of the AXR-16 allows for simple design and incorporation of complex analog signal processing capabilities that are only limited by the design engineer s imagination. Figure 3 The FPAA Each Anadigm AN221E04 FPAA incorporated on the AXR-16 consists of a 2 x 2 matrix of fully Configurable Analog Blocks, surrounded by a fabric of programmable interconnect resources. The AN221E04 is dynamically reconfigurable allowing it to be updated or programmed partially or completely while the FPAA is active and running. Once the new configuration data is loaded into the FPAA, the transfer to the new analog configuration occurs in a single clock cycle. The four CABs have access to a single look-up table that offers adjusting of any programmable element within the device in response to an analog signal change or time base. In addition, the CABs can be used to create arbitrary input-to-output transfer functions, generate arbitrary signals, and perform voltage dependent filtering or dynamic system calibration. The AN221E04 also has an integrated 8 bit analog-to-digital converter that can be used to digitize an analog signal within the FPAA. Also, each of the analog inputs and outputs can be configured for signal-ended or differential signal configurations. With analog functions under the control of the system processor, new device configurations can be loaded into the FPAA in real time, allowing the device s operation to be time-sliced, or to manipulate the tuning or the construction of any part of the circuit without interrupting operation of the FPAA, thus maintaining system integrity.

The PC/104 board CPLD A Xilinx XC95288 In-System Programmable CPLD is installed on the board. It features 288 macrocells with 6,400 usable gates, enhanced pin-locking architecture, extensive IEEE 1149.1 JTAG support, and extended pattern security features for design protection. It was incorporated on the AXR-16 as a central signal routing, source clock control, FPAA configuration logic interface, and PC/104 bus interface for the entire board (refer to Figure 4). All configuration control lines for each Anadigm AN221E04 are routed to the CPLD, along with all clock signals and the configuration control lines for the DDS. Even the defined PC/104 data, address, and bus logic signals are routed to the CPLD. The AXR-16 was designed in order to allow it to be as versatile as possible. The CPLD can be user programmed through an on-board IEEE 1149.1 JTAG connector, allowing the CPLD and all associated interface and configuration control lines for the FPAAs, clocks, DDS, and PC/104 bus interface to be custom programmed to meet the special requirement of a system design. The AXR-16 can be completely reprogrammed and reconfigured for use in multiple system applications. It also has 42 user programmable digital I/O lines directly controlled by the CPLD. These 42 user programmable digital I/O are both 5VDC and 3.3VDC compliant. One additional important feature of the AXR-16 is that it has the versatility of being powered from the PC/104 bus, or it can be Figure 4 Reprinted from PC/104 Embedded Solutions / Winter 2004

S I D E B A R Summary of features on the AXR-16 Description Available in commercial or industrial temperature. 25 differential or single-ended analog inputs/outputs (16 dedicated inputs/outputs, 9 additional muxed inputs/outputs). Five additional dedicated differential or singleended analog outputs. 42 user programmable digital I/O lines. PC/104 PC/104 bus compatible and board compliant. Can be utilized as a PC/104 module or as a standalone prototype, development, or production circuit board. Can be powered through the PC/104 bus or by an external DC power source. 4 user defined LEDS and 4 user defined switches. FPAA Configured with four Anadigm AN221E04 Field Programmable Analog Array (FPAA) components. FPAA can be programmed and configured through the PC/104 bus, an on board FPGA serial PROM, or directly by the AnadigmDesigner 2 software through an onboard RS-232 port. FPAAs are fully supported by the complimentary AnadigmDesigner 2 software. FPDs Configured with a Xilinx 95288 In-System Programmable CPLD. The outputs of the 8 bit A/D converter located within each AN221E04 can be sent directly into the CPLD for digital signal processing. Each FPAA is completely configurable and programmable through the CPLD. Programmable 0 MHz to 33 MHz DDS source clock for the CPLD and FPAAs. CPLD global clocks include PC/104 bus, 50 MHz onboard oscillator, and the 0 MHz to 33 MHz DDS programmable output. The Xilinx free ISE Webpack software supports CPLD. IEEE 1149.1 JTAG compliant input/output to the CPLD allowing the CPLD to be programmed with custom system configurations. powered from an external DC source. This provides the capability for the board to be used as a: Stacked module in PC/104 applications Standalone product design platform (allowing the AXR-16 to be an integral part of a larger embedded PC/104 stack) Standalone circuit board for development platforms, design prototypes, or production products. Conclusion Analog has been largely left behind in the race to raise abstract system design and verification to even higher levels due to analog design having been constrained by the availability of only discrete components. Although cutting edge analog circuitry will always be a specialist craft, there is a wealth of analog interfacing that can be embraced by a more abstracted design methodology, where significant value can be provided to the systems engineer in terms of both design simplicity and advanced, new dynamic analog capabilities. The Anadigm FPAA incorporates these two facets, bringing a revolutionary technology to the engineers toolbox for a completely reprogrammable and reconfigurable analog solution. The Jacyl Technology AXR-16 PC/104 board leverages the Anadigm FPAA technology, providing significant value to the system engineer at the board level by providing a system reprogrammable and reconfigurable analog design development platform. The compact board size and versatility bring to the system engineer s toolbox an invaluable and robust analog based PC/104 board solution, making it a prime target for embedded applications or as an integral part of a system design. Joel Huebner is President of Jacyl Technology, Inc. He holds two degrees with honors from Purdue University in Electrical Engineering and Computer Engineering. He has more than 15 years of experience as an electrical design engineer in the military aerospace industry and in the custom electronic design R&D industry. For more information, contact Joel at: Jacyl Technology, Inc. Tel: 800-590-6067 E-mail: jhuebner@jacyl.com Website: www.jacyltechnology.com Nathan John has been working in the semiconductor industry for 22 years, and is currently the Vice President of Marketing for Anadigm Inc. Prior to this he has held marketing positions at Cypress Microsystems, Microchip, Toshiba, and Intel. He holds a Bachelor s degree in Computer Science from University of California at San Diego, and an MBA from Arizona State University. For more information, contact Nathan at: Anadigm, Inc. Tel: 480-344-5284 E-mail: nathan.john@anadigm.com Website: www.anadigm.com