Question Total Possible Test Score Total 100

Similar documents
Digital logic fundamentals. Question Bank. Unit I

Code No: 07A3EC03 Set No. 1

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Code No: R Set No. 1

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Code No: R Set No. 1

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Injntu.com Injntu.com Injntu.com R16

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

Code No: R Set No. 1

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

R10. II B. Tech I Semester, Supplementary Examinations, May

R07

QUESTION BANK FOR TEST

EE 109L Review. Name: Solutions

END-TERM EXAMINATION

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

NATIONAL UNIVERSITY OF SINGAPORE CS2100 COMPUTER ORGANISATION

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

EE 109L Final Review

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Final Exam Solution Sunday, December 15, 10:05-12:05 PM

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Chapter 2: Combinational Systems

Philadelphia University Student Name: Student Number:

ECE 341 Midterm Exam

Midterm Exam Review. CS 2420 :: Fall 2016 Molly O'Neil


Written exam for IE1204/5 Digital Design Thursday 29/

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

(ii) Simplify and implement the following SOP function using NOR gates:

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

Scheme G. Sample Test Paper-I

1. Mark the correct statement(s)

LECTURE 4. Logic Design

Chapter 2 Combinational Logic Circuits

EECS 270 Midterm Exam

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two 26 February 2014

Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

Hours / 100 Marks Seat No.

Spring 2010 CPE231 Digital Logic Section 1 Quiz 1-A. Convert the following numbers from the given base to the other three bases listed in the table:

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

VALLIAMMAI ENGINEERING COLLEGE

Standard Forms of Expression. Minterms and Maxterms

COMPUTER ARCHITECTURE AND DIGITAL DESIGN

problem maximum score 1 10pts 2 8pts 3 10pts 4 12pts 5 7pts 6 7pts 7 7pts 8 17pts 9 22pts total 100pts

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. Spring 2010 May 10, 2010

VALLIAMMAI ENGINEERING COLLEGE

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

4. Write a sum-of-products representation of the following circuit. Y = (A + B + C) (A + B + C)

CDA 3103 Computer Organization Exam 1 (Sep. 22th, 2014)

Arab Open University. Computer Organization and Architecture - T103

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

EECS150, Fall 2004, Midterm 1, Prof. Culler. Problem 1 (15 points) 1.a. Circle the gate-level circuits that DO NOT implement a Boolean AND function.

DE Solution Set QP Code : 00904

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

CS470: Computer Architecture. AMD Quad Core

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Student Number: UTORid: Question 0. [1 mark] Read and follow all instructions on this page, and fill in all fields.

DIGITAL ELECTRONICS. P41l 3 HOURS

University of Toronto Mississauga. Flip to the back cover and write down your name and student number.

CMPE223/CMSE222 Digital Logic

1 /10 2 /12 3 /16 4 /30 5 /12 6 /20

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

Combinational Logic Worksheet

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

1. What is y-chart? ans: The y- chart consists of three domains:- behavioral, structural and geometrical.

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

ECE380 Digital Logic

Specifying logic functions

Programmable Logic Devices (PLDs)

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Chapter 4. Combinational Logic

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

2008 The McGraw-Hill Companies, Inc. All rights reserved.

60-265: Winter ANSWERS Exercise 4 Combinational Circuit Design

Digital Logic Design Exercises. Assignment 1

CDS130 Mid-term exam: Sample

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

Switching Theory & Logic Design/Digital Logic Design Question Bank

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

ECE 341 Midterm Exam

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

DKT 122/3 DIGITAL SYSTEM 1

GATE CSE. GATE CSE Book. November 2016 GATE CSE

UNIT- V COMBINATIONAL LOGIC DESIGN

ECE 2020B Fundamentals of Digital Design Spring problems, 6 pages Exam Two Solutions 26 February 2014

Transcription:

Computer Engineering 2210 Final Name 11 problems, 100 points. Closed books, closed notes, no calculators. You would be wise to read all problems before beginning, note point values and difficulty of problems, and budget your time accordingly. Please do not open the test until I tell you to do so. Good luck! uestion Total Possible Test Score 1 9 2 6 3 10 4 14 5 5 6 6 7 12 8 7 9 10 10 15 11 6 Total 100

Problem 1 a) (2 points) Convert the given decimal number into its binary and then hexadecimal values. 87 10 b) (5 points) Perform the following two s complement signed binary integer additions and write the sum on the blank provided. Indicate if the sum is positive or negative or if overflow occurs for each. 00111111 10010111 + 01110100 + 11101100 Sum = Sum = Sign of sum? Positive Negative Sign of sum? Positive Negative Overflow? YES NO Overflow? YES NO c) (2 point) Find 8-bit 2 s complement of 00111011 2 and its associated decimal equivalent value.

Problem 2) (6 Points) Simplify the following Boolean expression: f(x,y,z) = (x+z)(x+y)(y+z) Show your work for full credit. You can use any appropriate method for simplification.

Problem 3) For the Boolean function f(x,y,z) described by the following table, give the required forms: x y z f 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 0 1 1 1 1 (2 points) Canonical Sum-of-Product expression = (2 points) Canonical Product-of-Sum expression = Use the following K-map to calculate the minimal Sum-of-Product and minimal Product-of-Sum for the function f : YZ X 00 01 11 10 0 1 (3 points) Minimal Sum-of-product expression = (3 points) Minimal Product-of-sum expression =

Problem 4) Consider the following logic function and answer the questions below: F(A, B, C, D) = Σm(0,1,2,4,5,8,11,14) + dc(6,12) Note dc(6,12) means minterms 6 and 12 are don t care conditions. a. (2 points) Construct a K-map of this function. b. (3 points) Calculate the minimal (minimum) Sum-of-Product (SOP) form of the given function from its K-map. c. (5 points) Find the minimal (minimum) NAND-NAND logic function of F. d. (3 points) Then, draw a logic diagram of the minimal (minimum) NAND-NAND logic function obtained in part c.

Problem 5) (5 points) Draw the AND-OR PLA (Programmable Logic Array) for the functions F(A,B,C) and G(A,B,C) represented in the following truth table. ABC F G 000 0 1 001 0 0 010 1 0 011 0 1 100 1 1 101 1 1 110 0 0 111 1 1

Problem 6) (6 points) Design a 4-bit ripple-carry adder using full adders (FAs) and logic gates to generate the function A-B, where A and B are 2 s complement signed words (A = a 3 a 2 a 1 a 0 and B=b 3 b 2 b 1 b 0, namely), and produces the sum (difference) and carry-out outputs.

Problem 7) a) (7 points) Show how to connect two 3:8 decoders with active-low outputs and active-low enable signals to implement the four-variable function f(w,x,y,z) = Σm(0,1,3,4,5,6,7,9,13,15). You may use a single NOT gate and a single NAND gate in addition to the decoders. b) (5 points) Show how to implement the function f(w,x,y,z) = Σm(0,1,3,4,5,6,7,9,13,15) using a 16:1 multiplexor (MUX).

Problem 8) (7 points) Design a binary mod-6 up/down counter. Note the smallest count is 000 and the largest is 101 in binary. If the input C = 0, count up, and if C = 1, count down. When counting down from 000, it rolls back to 101 in binary. When counting up from 101, it also rolls back to 000 in binary. Use don t cares for unused states. Fill in the truth table and calculate the next-state logic for the LSB (Least Significant Bit) of the state. Use DFF s (D-type Flip-Flop) for the state memory. Next State Logic D0 =

Problem 9) Given the state table below with the state variables A and B, externally applied input s, and output g. Answer the questions below. Present Input Present State Present Output Next State JK Flip Flop Inputs SR Flip Flop Inputs s A B g A* B* J A K A S B R B 0 0 0 0 1 0 0 0 1 1 0 1 0 1 0 1 1 1 0 1 1 0 0 0 1 0 0 0 1 0 1 0 1 1 1 1 1 1 0 0 0 0 1 1 1 0 1 0 a) (4 Points) Fill in the missing values for the state table. b) (6 Points) Draw the state transition diagram based on the state table. State Diagram:

Problem 10) (15 points) Design a Mealy state machine that will detect a 1010 sequence from an input s with overlap (e.g. the following stream of bits will cause the sequence to be detected twice: 101010.) Fill in the state table (the starting state is 00 and they are subsequently named in numeral order.) Make sure to use don t cares to fill in the implementation columns, when possible. Once you have the state table, calculate the next state logic for D1 and D0, and output logic for z using K-maps. Finally, draw the state machine circuit. Use D flip-flops for state memory. It may be useful to first construct a state transition diagram but only the state table will be graded. Note that the following page is available to you for additional workspace for this problem. State Table Present State Input Next State Output Flip Flop Inputs 1 0 s 1* 0* z D1 D0 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Next State Logic: D1 = D0 = Output Logic: z = State Machine Circuit

Blank page to use with problem 10.

Problem 11) (6 Points 2 Points Each) In the circuit below, assume an initial value of 0 for. Complete the timing diagram for a, b and c. In the circuit below, assume an initial value of 0 for. Complete the timing diagram for a, b and c. D D a Clock Clk a D D b b J K J K c c Clk D J K a b c