Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Similar documents
Lecture 13: Memory and Programmable Logic

Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

Presentation 4: Programmable Combinational Devices

UNIT - V MEMORY P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

ELCT 912: Advanced Embedded Systems

Review: Chip Design Styles

PROGRAMMABLE MODULES SPECIFICATION OF PROGRAMMABLE COMBINATIONAL AND SEQUENTIAL MODULES

Microcontroller Systems. ELET 3232 Topic 11: General Memory Interfacing

Read and Write Cycles

Memory and Programmable Logic

COMP3221: Microprocessors and. and Embedded Systems. Overview. Lecture 23: Memory Systems (I)

Memory and Programmable Logic

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

8051 INTERFACING TO EXTERNAL MEMORY

Lecture 6: Signed Numbers & Arithmetic Circuits. BCD (Binary Coded Decimal) Points Addressed in this Lecture

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Chapter 6 Selected Design Topics

ECE/Comp Sci 352 Digital Systems Fundamentals Kewal K. Saluja and Yu Hen Hu Spring Logic and Computer Design Fundamentals.

UNIT V (PROGRAMMABLE LOGIC DEVICES)

Embedded Controller Design. CompE 270 Digital Systems - 5. Objective. Application Specific Chips. User Programmable Logic. Copyright 1998 Ken Arnold 1

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

PROGRAMMABLE LOGIC DEVICES

Basic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types

CHAPTER 12 ARRAY SUBSYSTEMS [ ] MANJARI S. KULKARNI

(ii) Simplify and implement the following SOP function using NOR gates:

Programmable Logic Devices UNIT II DIGITAL SYSTEM DESIGN

Chapter 13 Programmable Logic Device Architectures

! Memory Overview. ! ROM Memories. ! RAM Memory " SRAM " DRAM. ! This is done because we can build. " large, slow memories OR

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Hardware Design with VHDL PLDs I ECE 443. FPGAs can be configured at least once, many are reprogrammable.

LSN 6 Programmable Logic Devices

Concept of Memory. The memory of computer is broadly categories into two categories:

Lecture Objectives. Introduction to Computing Chapter 0. Topics. Numbering Systems 04/09/2017

Evolution of Implementation Technologies. ECE 4211/5211 Rapid Prototyping with FPGAs. Gate Array Technology (IBM s) Programmable Logic

PLAs & PALs. Programmable Logic Devices (PLDs) PLAs and PALs

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE4220. PROGRAMMABLE LOGIC DEVICES (PLDs)

Digital Design, Kyung Hee Univ. Chapter 7. Memory and Programmable Logic

Section 6. Memory Components Chapter 5.7, 5.8 Physical Implementations Chapter 7 Programmable Processors Chapter 8

Memory & Logic Array. Lecture # 23 & 24 By : Ali Mustafa

Semiconductor Memories: RAMs and ROMs

Digital Integrated Circuits

CMPE 415 Programmable Logic Devices FPGA Technology I

CREATED BY M BILAL & Arslan Ahmad Shaad Visit:

Memory Overview. Overview - Memory Types 2/17/16. Curtis Nelson Walla Walla University

ELCT 501: Digital System Design

Injntu.com Injntu.com Injntu.com R16

+1 (479)

ECSE-2610 Computer Components & Operations (COCO)

MEMORY BHARAT SCHOOL OF BANKING- VELLORE

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Memory and Programmable Logic

ECE 331 Digital System Design

Very Large Scale Integration (VLSI)

Computer Structure. Unit 2: Memory and programmable devices

Programmable Logic Devices Introduction CMPE 415. Programmable Logic Devices

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

Programmable Logic Devices. Programmable Read Only Memory (PROM) Example

Introduction to Semiconductor Memory Dr. Lynn Fuller Webpage:

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Introduction to Digital Logic Missouri S&T University CPE 2210 Hardware Implementations

Sense Amplifiers 6 T Cell. M PC is the precharge transistor whose purpose is to force the latch to operate at the unstable point.

Logical Design of Digital Systems

IT T35 Digital system desigm y - ii /s - iii

Logic and Computer Design Fundamentals. Chapter 8 Memory Basics

Grundlagen Microcontroller Memory. Günther Gridling Bettina Weiss

Address connections Data connections Selection connections

Getting Embedded Software into the Target System using Device Programmer

Outline. Field Programmable Gate Arrays. Programming Technologies Architectures. Programming Interfaces. Historical perspective

DIPLOMA COURSE IN ELECTRONICS AND COMMUNICATION ENGINEERING

A search for Compromises!

CSEE 3827: Fundamentals of Computer Systems. Storage

MEMORY AND PROGRAMMABLE LOGIC

Lecture-7 Characteristics of Memory: In the broad sense, a microcomputer memory system can be logically divided into three groups: 1) Processor

Summer 2003 Lecture 18 07/09/03

EE141-Fall 2007 Digital Integrated Circuits. ROM and Flash. Announcements. Read-Only Memory Cells. Class Material. Semiconductor Memory Classification

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

THE MICROCOMPUTER SYSTEM CHAPTER - 2

Computer Organization and Assembly Language (CS-506)

Memory memories memory

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

VALLIAMMAI ENGINEERING COLLEGE

CS 320 February 2, 2018 Ch 5 Memory

Introduction to SRAM. Jasur Hanbaba

SECTION-A

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

8. PROGRAMMABLE LOGIC AND MEMORY

ORG ; Week8. Memory and Memory Interfacing

Overview. Memory Classification Read-Only Memory (ROM) Random Access Memory (RAM) Functional Behavior of RAM. Implementing Static RAM

Digital Systems Design with PLDs and FPGAs Kuruvilla Varghese Department of Electronic Systems Engineering Indian Institute of Science Bangalore

Chapter TEN. Memory and Memory Interfacing

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Menu. word size # of words byte = 8 bits

VALLIAMMAI ENGINEERING COLLEGE

Lecture (1) Introduction to FPGA. 1. The History of Programmable Logic

P-2 Digital Design & Applications

Chapter 5 Internal Memory

Programmable Logic Devices (PLDs)

Very Large Scale Integration (VLSI)

Transcription:

Points Addressed in this Lecture Lecture 7: ROM Programmable Logic Devices Professor Peter Cheung Department of EEE, Imperial College London Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards (Floyd 101,103-5, 111-113) (Tocci 121, 124-5, 131-134) 71 72 Memory Terminology Memory Cell: circuit that stores 1-bit of information Memory Word: 8 64 bits Byte: a group of 8 bits Capacity (=Density) - 4096 20-bit words = 81,920 bits = 4096*20 = 4K*20-1 M or 1 meg = 2 20-1 G or 1 giga = 2 30 Address Read Operation (=fetch operation) Write Operation (=store operation) 73 74

Read-only Memory (ROM) Eg 64x1 bit ROM A ROM Device +5 Volts A ROM cell can store 1 bit of information Data can be read but not changed (written) RAM is read-write capable ROM is non-volatile the data is "remembered" even when the power supply to the chip is turned off the data can be read after turning the power on again RAM is volatile Applications permanent storage of programmes for micro-processors look-up tables of data implementing combinational logic A0 A1 A2 A3 A4 A5 BIN/1 of 8 0 8 16 24 32 40 48 56 1 9 17 25 33 41 49 57 2 10 18 26 34 42 50 58 3 11 19 27 35 43 51 59 4 12 20 28 36 44 52 60 5 13 21 29 37 45 53 61 6 14 22 30 38 46 54 62 7 15 23 31 39 47 55 63 MUX 7 0 0 0_ } G 2 7 OUT 75 76 A ROM Cell Notes 6 address inputs - half for row select, half for column select row select energises all the switch transistors in one row column select uses a multiplexer to select just one column outputs are normally high but "pulled down" if a cell is programmed Storage 0 or 1 Row Column A voltage is stored to represent a 0 or 1 as required If the row-line is addressed, the switch closes and the stored voltage appears on the columnline The switch is implemented with a (MOS) transistor 77 78

Storage Mechanism The storage mechanism for the 0 or 1 depends on the design of the ROM Mask Programmed ROM the mask programmed ROM is programmed at the time of manufacture the switch transistor is made to have a low threshold voltage to program a 0 and a high threshold to program a 1 Field Programmable ROM (PROM) programmable using a PC-based system a semiconductor fuse is blown to program a cell to 1 Electrically Erasable Programmable ROM (EEPROM) programmable using a PC-based system the gate capacitance of a MOS transistor is charged (electrically) to store a 0 or discharged (electrically) to store a 1 '0' '0' 0 PROM Cell EPROM Cell Mask Progammed Cell 79 710 Different ROM technology Implementing Logic with ROM 2 n x 1-bit ROM devices have n inputs and 1 output they can be used to implement logic directly Eg OUT = XY+Z X Y Z OUT 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 Programme the first 8 addresses according to the OUT column Connect X to A2, Y to A1 and Z to A0 of the ROM Usually "cheaper" than using gates for complex logic involving many variables 711 712

Programmable Logic Devices (PLDs) Several different "architectures" available We will focus only on PAL and CPLD PALs and CPLDs are examples of PLDs PAL: Programmable Array Logic CPLD: Complex Programmable Logic Device implement SOP expressions in canonical form made from a Programmable AND section and a Fixed OR section typically can implement 8 product terms PALs are programmed like PROMs using fuses one-time programmable CPLDs are programmed like EEPROMs Electrically erasable PLAs Devices with programmable AND and programmable OR 713 714 PAL Architecture Detail of AND Gates in PALs A0 A1 A2 A3 A4 A5 A6 A7 4 bit example f = A0 A1 A3 + L >1 f 1 f A0 A1 A2 A3 A4 A5 A6 A7 f = A0 A1 A2 A4 A6+ A1 A3 A4 1 1 1 1 A0 A1 A2 A3 other inputs not shown 715 716

Summary of Combinational Logic Building Blocks Gates seven basic gates from which all other circuits are made AND/NAND, OR/NOR, XOR/XNOR, NOT Multiplexers act as switches to connect one output to one of a number of input signals can also be used to implement logic Decoders inverted multiplexers (sometimes called demultiplexers) act as switches to connect one input to one of a number of output signals also includes circuits such as Binary to 7 Segment decoders four to seven bit decoders Arithmetic Circuits binary adders, comparators, multipliers issues of signed or unsigned number representation are important Programmable Logic Devices ROMs implement arbitrary logic functions efficient for large combination logic circuits CPLDs implement canonical SOP Boolean expressions Advantages: reduction in chip count easy upgrade by just reprogramming Disadvantages programming equipment required non-standard parts to stock and document 717 718