VCU110 Software Install and Board Setup October 2015

Similar documents
VCU108 Built In Test July 2015

VCU110 GT IBERT Design Creation

AC701 Built-In Self Test Flash Application April 2015

ML605 FMC Si570 Programming June 2012

ML605 Restoring Flash Contents

ZC702 Si570 Programming June 2012

AC701 Ethernet Design Creation October 2014

KC705 Si570 Programming

ZC706 GTX IBERT Design Creation June 2013

ZC706 Built-In Self Test Flash Application April 2015

AC701 Ethernet Design Creation June 2014

ZC706 GTX IBERT Design Creation November 2014

KC705 GTX IBERT Design Creation October 2012

KC705 Ethernet Design Creation October 2012

ML605 GTX IBERT Design Creation

KC705 Si5324 Design October 2012

ML605 Built-In Self Test Flash Application

ML605 Built-In Self Test Flash Application

SP605 Standalone Applications

KC705 PCIe Design Creation with Vivado August 2012

SP605 GTP IBERT Design Creation

ML605 PCIe x8 Gen1 Design Creation

SP605 Built-In Self Test Flash Application

ML631 U1 DDR3 MIG Design Creation

ML631 U2 DDR3 MIG Design Creation

SP605 MultiBoot Design

UltraZed -EV Starter Kit Getting Started Version 1.3

VTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc.

StickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module

Virtex-7 FPGA VC7215 Characterization Kit IBERT

Supported Device Family (1) Supported User Interfaces. Simulation Models Supported S/W Drivers. Simulation. Notes:

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

Virtual Input/Output v3.0

Avnet Zynq Mini Module Plus Embedded Design

VTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial

Figure 1 TCL Used to Initialize PS

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

SP601 Standalone Applications

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

ISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

FMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

KCU GBASE-KR Ethernet TRD User Guide

DP-8020 Hardware User Guide. UG1328 (v 1.20) December 6, 2018

HDMI to FMC Module User Guide

EXOSTIV Dashboard Hands-on - MICA board

VTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc.

ML623 IBERT Getting Started Guide (ISE 13.4) UG725 (v6.0) February 29, 2012

Carmel (MAXREFDES18#) LX9 MicroBoard Quick Start Guide

Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy

PlanAhead Software Tutorial

ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ML628 Virtex-6 FPGA GTX and GTH Transceiver Characterization Board User Guide. UG771 (v1.0.1) July 6, 2011

SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You

SATA Storage Duplicator Instruction on KC705 Rev Sep-13

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009

SP623 IBERT Getting Started Guide (ISE 13.4) UG752 (v6.0) February 29, 2012

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Quick Front-to-Back Overview Tutorial

STEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description

ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications

Hierarchical Design Using Synopsys and Xilinx FPGAs

PetaLinux SDK User Guide. Eclipse Plugin Guide

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

Table 1. RS232 Serial Adapter DEBUG Connector Pin Descriptions

Virtex 6 FPGA Broadcast Connectivity Kit FAQ

Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs

Xilinx Personality Module (XPM) Interface Specification

Vivado Design Suite User Guide. Designing IP Subsystems Using IP Integrator

Using the ZC706 Zynq evaluation kit

Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008

SATA-IP Device Demo Instruction on AC701 Rev Apr-14

ML623 IBERT Getting Started Guide (ISE 12.1) UG725 (v2.0.1) January 28, 2011

Vivado Design Suite Tutorial. I/O and Clock Planning

TE EE-S Starter Kit

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

MC20902-EVB. MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide PRELIMINARY DATASHEET. Version February 2014.

SMT166-FMC User Guide

SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14

LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional]

Vivado Design Suite Tutorial

BittWare s XUPP3R is a 3/4-length PCIe x16 card based on the

7 Series FPGAs Memory Interface Solutions (v1.9)

Virtex-5 GTP Aurora v2.8

AccelDSP Synthesis Tool

I/O Pin Planning Tutorial. PlanAhead Design Tool

Video Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module

Intel Serial to Parallel PCI Bridge Evaluation Board

Zynq-7000 Bus Functional Model

SP605 GTP IBERT Design Creation

Zynq UltraScale+ MPSoC Verification IP v1.0

UltraScale Architecture: Highest Device Utilization, Performance, and Scalability

Virtex-6 FPGA Connectivity Kit

Virtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008

Transcription:

VCU110 Software Install and Board Setup October 2015 XTP380

Revision History Date Version Description 11/20/15 1.2 Modified to match VCU110 Kit hardware. 10/22/15 1.1 Added ExaMax and Interlaken setup. 10/06/15 1.0 Initial version. Copyright 2015 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

Note: This presentation applies to the VCU110 VCU110 Software Install and Board Setup Xilinx VCU110 Board Software Requirements VCU110 Hardware Setup UART Driver Install Clock Setup Ethernet Setup Optional Hardware Setup References

Xilinx VCU110 Board

Note: Presentation applies to the VCU110 Software Requirements Xilinx Vivado Design Suite 2015.3, Design Edition with SDK

Note: Presentation applies to the VCU110 VCU110 Hardware Setup Kit Hardware contents VCU110 Board One CFP4 Loopback One BullsEye cable (not shown) Two XM107 FMC Loopback boards Ethernet cable Two Micro USB cables 180 W Power supply (not shown)

VCU110 Hardware Setup CFP4 Loopback Adapter https://www.multilaneinc.com Part # ML4050 For the Board Interface Test, begin with the CFP4 Loopback in slot MOD0 Note: Presentation applies to the VCU110

Note: Presentation applies to the VCU110 VCU110 Hardware Setup Attach the two FMC XM107 boards to the FMC connectors, J2 and J22

VCU110 Hardware Setup Connect a USB Type-A to Micro-B cable to the USB UART connector (J4) on the VCU110 board Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) (J135) connector on the VCU110 board Connect the Ethernet cable to P3 Connect these cables to your PC Note: Presentation applies to the VCU110

VCU110 Hardware Setup BullsEye Loopback Adapter www.avnet.com Part # HDR-155805-01-BEYE Note: Presentation applies to the VCU110

Note: Presentation applies to the VCU110 VCU110 Hardware Setup SMA Connector http://www.amphenolconnex.com Part # 132169 Connect BullsEye cable: 003-005 and 004-006 (Link 3) 007-009 and 008-010 (Link 2) 011-013 and 012-014 (Link 1) 015-017 and 016-018 (Link 0) Connect GTY Ref Clock to 175 MHz clock source (not included) Connect to BullsEye Clocks: 019 and 020 (GTY Ref Clock)

Note: Presentation applies to the VCU110 VCU110 Hardware Setup BullsEye Loopback Adapter Elastomer must be installed Note the larger and smaller alignment pins

VCU110 Hardware Setup BullsEye Loopback Adapter Attach to VCU110, observing the larger and smaller alignment pins Note: Presentation applies to the VCU110

VCU110 Hardware Setup Attach to J87, initially, for the Board Interface Test Note: Presentation applies to the VCU110

VCU110 Hardware Setup Connect the power supply to the VCU110 (J15) Connect this power supply to a power outlet Power on the VCU110 board for the UART driver installation Note: Presentation applies to the VCU110

VCU110 Hardware Setup Watch your fingers around the fan when board is powered on Fan blades will break Fan model: Cofan F-7015HH12B Note: Presentation applies to the VCU110

Note: Presentation applies to the VCU110 UART Driver Install Install Si Labs CP210x USB UART Drivers Refer to UG1033 for details on installing the USB to UART Drivers

Note: Presentation applies to the VCU110 UART Driver Install Determine the COM Port numbers for your system Open the Device manager Control Panel System Device Manager There will be two Silicon Labs Dual CP210x COM ports, Standard and Enhanced The Standard COM Port is the FPGA UART COM Port The Enhanced COM Port is the System Controller COM Port The COM Port numbers will vary from system to system These COM Port Numbers will be used in several of the tutorials

Note: See AR63771 regarding SDK Terminal Program Terminal Setup Refer to UG1036 regarding Tera Term installation Board Power must be on before starting Tera Term Start the Terminal Program and select your USB Com Port

Note: Presentation applies to the VCU110 Terminal Setup Set the baud to 115200

Note: Presentation applies to the VCU110 Clock Setup Needed for IBERT and IPI designs The Board Interface Test sets the Clocks automatically Open a Terminal window for the Enhanced COM Port Cycle board power and review System Controller UART output

Note: Presentation applies to the VCU110 Clock Setup The Si5328s must be set when power is cycled Press the Enter key after each entry Press 1, 2, and 156.25 to set the CFP4 Si5328 frequency

Note: Presentation applies to the VCU110 Clock Setup Press 3, and 175 to set the Interlaken and ExaMax Si5328 frequency

Note: Presentation applies to the VCU110 Clock Setup Press 5 to set the HMC Frequency for the IPI Clock Test The HMC IBERT Test will set it s own frequency automatically

Note: Presentation applies to the VCU110 Clock Setup Press 0 to return to the main menu

Note: Clocking test will pass with FMC 156.25 MHz Clock Setup The IBERT GTH tests require clocks from the FMC Si570s Frequency must be set to 163 MHz for the GTH tests Press 4, 1, and 4

Note: FMC Si570s revert to 156.25 MHz when power is cycled Clock Setup Set both FMC cards to 163 MHz Press 1 then 163 to set XM107 on FMC HPC0 to 163 MHz

Note: Presentation applies to the VCU110 Clock Setup Set both FMC cards to 163 MHz Press 2 then 163 to set XM107 on FMC HPC1 to 163 MHz

Note: Presentation applies to the VCU110 Ethernet Setup Open the Windows Control Panel Set to View by Category Click on View network status and tasks

Note: Presentation applies to the VCU110 Ethernet Setup Click on Change adapter settings

Note: Presentation applies to the VCU110 Ethernet Setup Right-click on the Gigabit Ethernet Adapter that you will be using for this test and select Properties

Note: Presentation applies to the VCU110 Ethernet Setup Click Configure Set the Link Speed & Duplex to Auto Negotiation then click OK

Note: Remember to restore your IP settings when finished Ethernet Setup Reopen the properties after the last step Double-click the Internet Protocol Version 4 Set your host (PC) to this IP Address:

Optional Hardware Setup Jumper the PMOD header On header J52, connect: 1 to 2 3 to 4 5 to 6 7 to 8 Note: Presentation applies to the VCU110

Note: Presentation applies to the VCU110 Optional Hardware Setup The VCU110 IPI LVDS Loopback test requires two XM105 boards On the XM105 s J1 connector, connect all pins as follows: 1 to 3 2 to 4 5 to 7 37 to 39 38 to 40 Also connect TDO to TDI on J5

Optional ExaMax/Interlaken Hardware Setup For use with XTP381 ExaMax and Interlaken Testing requires TWO VCU110 boards Requires an ExaMax backplane from one of these vendors: FCI ExaMax Backplane (Megtron 6 PCB material) examax.fci.com/ Part number: PCB1324-001 Samtec ExaMax Backplane (Tachyon PCB material) www.samtec.com/examax.aspx Part number: ExaMax HSBP-1 Interlaken cable TE Connectivity Part number: 2274955-1 Note: XM107 FMC cards must be removed before inserting the VCU110 into an ExaMax chassis

Optional ExaMax/Interlaken Hardware Setup If needed, adjust the metal supports and corresponding backplane spikes to the wide positions For the FCI Backplane, use the slots marked OIF Compliant For the Samtec Backplane, use slots J5 and J10 Very carefully insert the two VCU110 boards into the backplane Carefully attach the Interlaken cable to the two VCU110 boards Note: Presentation applies to the VCU110

Optional ExaMax/Interlaken Hardware Setup Connect a USB Type-A to Micro-B cable to the USB UART connector on both VCU110 boards Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) connector on both VCU110 boards Connect these four cables to your PC Note: Presentation applies to the VCU110

Optional ExaMax/Interlaken Hardware Setup With 4 USB Micro cables connected Note: Presentation applies to the VCU110

Optional ExaMax/Interlaken Hardware Setup Connect two 180 w Power supplies to the two VCU110 boards Note: Presentation applies to the VCU110

Note: Presentation applies to the VCU110 Optional ExaMax/Interlaken Hardware Setup Verify the COM ports setup Right-click on My Computer and select Properties Click on Device Manager

Note: Presentation applies to the VCU110 Optional ExaMax/Interlaken Hardware Setup Expand the Ports Hardware Four Silicon Labs UART ports should appear XTP381 test requires that there are exactly 2 Enhanced COM ports present

References

References Vivado Release Notes Vivado Design Suite User Guide - Release Notes UG973 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_3/ ug973-vivado-release-notes-install-license.pdf Vivado Design Suite 2015.x - Vivado Known Issues http://www.xilinx.com/support/answers/63538.html Vivado Programming and Debugging Vivado Design Suite Programming and Debugging User Guide UG908 http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_3/ ug908-vivado-programming-debugging.pdf

Documentation

Documentation Virtex UltraScale Virtex UltraScale FPGA Family http://www.xilinx.com/products/silicon-devices/fpga/virtex-ultrascale.html VCU110 Documentation Virtex UltraScale FPGA VCU110 Development Kit http://www.xilinx.com/products/boards-and-kits/dk-u1-vcu110-es-g.html VCU110 - Known Issues Master Answer Record http://www.xilinx.com/support/answers/62604.html