xx.yyyy Lecture #11 Floating Point II Summary (single precision): Precision and Accuracy Fractional Powers of 2 Representation of Fractions

Similar documents
CS61C : Machine Structures

IEEE Standard 754 for Binary Floating-Point Arithmetic.

Lecture 13: (Integer Multiplication and Division) FLOATING POINT NUMBERS

UC Berkeley CS61C : Machine Structures

IEEE Standard 754 for Binary Floating-Point Arithmetic.

UC Berkeley CS61C : Machine Structures

Precision and Accuracy

95% of the folks out there are completely clueless about floating-point.

UCB CS61C : Machine Structures

CS61C : Machine Structures

Floating Point Numbers. Lecture 9 CAP

3.5 Floating Point: Overview

CS61C : Machine Structures

CS 61C: Great Ideas in Computer Architecture Floating Point Arithmetic

CS61C : Machine Structures

ecture 25 Floating Point Friedland and Weaver Computer Science 61C Spring 2017 March 17th, 2017

CS61C Floating Point Operations & Multiply/Divide. Lecture 9. February 17, 1999 Dave Patterson (http.cs.berkeley.edu/~patterson)

Review 1/2 Big Idea: Instructions determine meaning of data; nothing inherent inside the data Characters: ASCII takes one byte

Arithmetic for Computers. Hwansoo Han

Thomas Polzer Institut für Technische Informatik

UCB CS61C : Machine Structures

CS61C : Machine Structures

95% of the folks out there are completely clueless about floating-point.

Chapter 3 Arithmetic for Computers

Outline. What is Performance? Restating Performance Equation Time = Seconds. CPU Performance Factors

CS 61C: Great Ideas in Computer Architecture Performance and Floating-Point Arithmetic

CS 61C: Great Ideas in Computer Architecture Performance and Floating Point Arithmetic

Review. Lecture 18 Running a Program I aka Compiling, Assembling, Linking, Loading

Chapter 3 Arithmetic for Computers (Part 2)

Chapter 3. Arithmetic Text: P&H rev

UC Berkeley CS61C : Machine Structures

Signed Multiplication Multiply the positives Negate result if signs of operand are different

CS61C : Machine Structures

Computer Architecture and IC Design Lab. Chapter 3 Part 2 Arithmetic for Computers Floating Point

Arithmetic. Chapter 3 Computer Organization and Design

Written Homework 3. Floating-Point Example (1/2)

COMPUTER ORGANIZATION AND DESIGN

Floating Point COE 308. Computer Architecture Prof. Muhamed Mudawar. Computer Engineering Department King Fahd University of Petroleum and Minerals

CS 61C: Great Ideas in Computer Architecture Performance and Floating-Point Arithmetic

Divide: Paper & Pencil

September, Saeid Nooshabadi. Overview IEEE 754 Standard COMP Microprocessors and Embedded Systems

Computer Organization and Structure. Bing-Yu Chen National Taiwan University

Floating Point Arithmetic

CSCI 402: Computer Architectures. Arithmetic for Computers (4) Fengguang Song Department of Computer & Information Science IUPUI.

CS61C : Machine Structures

Floating Point Arithmetic. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Computer Architecture Chapter 3. Fall 2005 Department of Computer Science Kent State University

Floating Point. CSE 351 Autumn Instructor: Justin Hsia

Floating Point. CSE 351 Autumn Instructor: Justin Hsia

TDT4255 Computer Design. Lecture 4. Magnus Jahre

Floating Point. CSE 351 Autumn Instructor: Justin Hsia

Floating-Point Data Representation and Manipulation 198:231 Introduction to Computer Organization Lecture 3

Lecture 8: Addition, Multiplication & Division

Chapter 3. Arithmetic for Computers

Chapter 3. Arithmetic for Computers

MIPS Integer ALU Requirements

Chapter 3. Arithmetic for Computers

CS61C : Machine Structures

Lecture #6 Intro MIPS; Load & Store

5DV118 Computer Organization and Architecture Umeå University Department of Computing Science Stephen J. Hegner. Topic 3: Arithmetic

ECE331: Hardware Organization and Design

Review: MIPS Organization

Integer Arithmetic. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University

Floating Point Numbers

Computer Architecture. Chapter 3: Arithmetic for Computers

Boolean Algebra. Chapter 3. Boolean Algebra. Chapter 3 Arithmetic for Computers 1. Fundamental Boolean Operations. Arithmetic for Computers

COMPUTER ORGANIZATION AND DESIGN. 5 th Edition. The Hardware/Software Interface. Chapter 3. Arithmetic for Computers

Homework 3. Assigned on 02/15 Due time: midnight on 02/21 (1 WEEK only!) B.2 B.11 B.14 (hint: use multiplexors) CSCI 402: Computer Architectures

Floating Point Arithmetic

CS61C L12 MIPS Instruction Rep III, Running a Program I (6) Integer mult, div uses hi, lo regs mfhi and mflo copies out.

Number Systems and Computer Arithmetic

CS 61C: Great Ideas in Computer Architecture MIPS Instruction Formats

CS61C L10 MIPS Instruction Representation II, Floating Point I (6)

ECE232: Hardware Organization and Design

CS 61C: Great Ideas in Computer Architecture Running a Program - CALL (Compiling, Assembling, Linking, and Loading)

COMP2611: Computer Organization. Data Representation

NUMBER OPERATIONS. Mahdi Nazm Bojnordi. CS/ECE 3810: Computer Organization. Assistant Professor School of Computing University of Utah

EEC 483 Computer Organization

Math in MIPS. Subtracting a binary number from another binary number also bears an uncanny resemblance to the way it s done in decimal.

Review. Disassembly is simple and starts by decoding opcode field. Lecture #13 Compiling, Assembly, Linking, Loader I

Floating-Point Arithmetic

System Programming CISC 360. Floating Point September 16, 2008

Floating point. Today! IEEE Floating Point Standard! Rounding! Floating Point Operations! Mathematical properties. Next time. !

CS61C : Machine Structures

CPS 104 Computer Organization and Programming

Adding Binary Integers. Part 5. Adding Base 10 Numbers. Adding 2's Complement. Adding Binary Example = 10. Arithmetic Logic Unit

CS61C : Machine Structures

EE260: Logic Design, Spring n Integer multiplication. n Booth s algorithm. n Integer division. n Restoring, non-restoring

CS61C : Machine Structures

Review Reserve exponents, significands: Exponent Significand Object nonzero Denorm anything +/- fl. pt. # /- 255 nonzero NaN

Floating-Point Arithmetic

Integer Multiplication and Division

ECE260: Fundamentals of Computer Engineering

CO Computer Architecture and Programming Languages CAPL. Lecture 15

ECE331: Hardware Organization and Design

Assembler. #13 Running a Program II

CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

Outline. Lecture 40 Hardware Parallel Computing Thanks to John Lazarro for his CS152 slides inst.eecs.berkeley.

I-Format Instructions (3/4) Define fields of the following number of bits each: = 32 bits

Transcription:

CS61C L11 Floating Point II (1) inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #11 Floating Point II 2007-7-12 Scott Beamer, Instructor Sony & Nintendo make E3 News www.nytimes.com Review Floating Point numbers approximate values that we want to use. IEEE 754 Floating Point Standard is most widely accepted attempt to standardize interpretation of such numbers Every desktop or server computer sold since ~1997 follows these conventions Summary (single precision): 31 30 23 22 0 S Exponent Significand 1 bit 8 bits 23 bits (-1) S x (1 + Significand) x 2 (Exponent-127) Double precision identical, bias of 1023 CS61C L11 Floating Point II (2) Precision and Accuracy Don t confuse these two terms! Precision is a count of the number bits in a computer word used to represent a value. Accuracy is a measure of the difference between the actual value of a number and its computer representation. High precision permits high accuracy but doesn t guarantee it. It is possible to have high precision but low accuracy. Example: float pi = 3.14; pi will be represented using all 24 bits of the significant (highly precise), but is only an approximation (not accurate). Fractional Powers of 2 i 2 -i 0 1.0 1 1 0.5 1/2 2 0.25 1/4 3 0.125 1/8 4 0.0625 1/16 5 0.03125 1/32 6 0.015625 7 0.0078125 8 0.00390625 9 0.001953125 10 0.0009765625 11 0.00048828125 12 0.000244140625 13 0.0001220703125 14 0.00006103515625 15 0.000030517578125 CS61C L11 Floating Point II (4) CS61C L11 Floating Point II (5) Representation of Fractions Binary Point like decimal point signifies boundary between integer and fractional parts: Example 6-bit representation: xx.yyyy 2 1 2 0 2-1 2-2 2-3 2-4 10.1010 2 = 1x2 1 + 1x2-1 + 1x2-3 = 2.625 10 If we assume fixed binary point, range of 6-bit representations with this format: 0 to 3.9375 (almost 4) Understanding the Significand (1/2) Method 1 (Fractions): In decimal: 0.340 10 => 340 10 /1000 10 => 34 10 /100 10 In binary: 0.110 2 => 110 2 /1000 2 = 6 10 /8 10 => 11 2 /100 2 = 3 10 /4 10 Advantage: less purely numerical, more thought oriented; this method usually helps people understand the meaning of the significand better CS61C L11 Floating Point II (6) CS61C L11 Floating Point II (7)

CS61C L11 Floating Point II (8) Understanding the Significand (2/2) Method 2 (Place Values): Convert from scientific notation In decimal: 1.6732 = (1x10 0 ) + (6x10-1 ) + (7x10-2 ) + (3x10-3 ) + (2x10-4 ) In binary: 1.1001 = (1x2 0 ) + (1x2-1 ) + (0x2-2 ) + (0x2-3 ) + (1x2-4 ) Interpretation of value in each position extends beyond the decimal/binary point Advantage: good for quickly calculating significand value; use this method for translating FP numbers Example: Converting Binary FP to Decimal 0 0110 1000 101 0101 0100 0011 0100 0010 Sign: 0 => positive Exponent: 0110 1000 two = 104 ten Bias adjustment: 104-127 = -23 Significand: 1 + 1x2-1 + 0x2-2 + 1x2-3 + 0x2-4 + 1x2-5 +... =1+2-1 +2-3 +2-5 +2-7 +2-9 +2-14 +2-15 +2-17 +2-22 = 1.0 ten + 0.666115 ten Represents: 1.666115 ten *2-23 ~ 1.986*10-7 CS61C L11 Floating Point II (9) (about 2/10,000,000) Converting Decimal to FP (1/3) Simple Case: If denominator is an exponent of 2 (2, 4, 8, 16, etc.), then it s easy. Show MIPS representation of -0.75-0.75 = -3/4-11 two /100 two = -0.11 two Normalized to -1.1 two x 2-1 (-1) S x (1 + Significand) x 2 (Exponent-127) (-1) 1 x (1 +.100 0000... 0000) x 2 (126-127) Converting Decimal to FP (2/3) Not So Simple Case: If denominator is not an exponent of 2. Then we can t represent number precisely, but that s why we have so many bits in significand: for precision Once we have significand, normalizing a number to get the exponent is easy. So how do we get the significand of a neverending number? 1 0111 1110 100 0000 0000 0000 0000 0000 CS61C L11 Floating Point II (10) CS61C L11 Floating Point II (11) Converting Decimal to FP (3/3) Fact: All rational numbers have a repeating pattern when written out in decimal. Fact: This still applies in binary. To finish conversion: Write out binary number with repeating pattern. Cut it off after correct number of bits (different for single v. double precision). Derive Sign, Exponent and Significand fields. CS61C L11 Floating Point II (12) Example: Representing 1/3 in MIPS 1/3 = 0.33333 10 = 0.25 + 0.0625 + 0.015625 + 0.00390625 + = 1/4 + 1/16 + 1/64 + 1/256 + = 2-2 + 2-4 + 2-6 + 2-8 + = 0.0101010101 2 * 2 0 = 1.0101010101 2 * 2-2 Sign: 0 Exponent = -2 + 127 = 125 = 01111101 Significand = 0101010101 0 0111 1101 0101 0101 0101 0101 0101 010 CS61C L11 Floating Point II (13)

CS61C L11 Floating Point II (14) Representation for ± In FP, divide by 0 should produce ±, not overflow. Why? OK to do further computations with E.g., X/0 > Y may be a valid comparison Ask math majors IEEE 754 represents ± Most positive exponent reserved for Significands all zeroes Representation for 0 Represent 0? exponent all zeroes significand all zeroes too What about sign? +0: 0 00000000 00000000000000000000000-0: 1 00000000 00000000000000000000000 Why two zeroes? Helps in some limit comparisons Ask math majors CS61C L11 Floating Point II (15) Representation for Not a Number What is sqrt(-4.0)or 0/0? If not an error, these shouldn t be either. Called Not a Number (NaN) Exponent = 255, Significand nonzero Why is this useful? Hope NaNs help with debugging? They contaminate: op(nan, X) = NaN Representation for Denorms (1/2) Problem: There s a gap among representable FP numbers around 0 Smallest representable pos num: a = 1.0 2 * 2-126 = 2-126 Second smallest representable pos num: b = 1.000 1 2 * 2-126 = 2-126 + 2-149 a - 0 = 2-126 b - a = 2-149 - Gaps! b 0 a Normalization and implicit 1 is to blame! + CS61C L11 Floating Point II (17) CS61C L11 Floating Point II (18) Representation for Denorms (2/2) Solution: We still haven t used Exponent = 0, Significand nonzero Denormalized number: no leading 1, implicit exponent = -126. Smallest representable pos num: a = 2-149 Second smallest representable pos num: b = 2-148 - 0 + Overview Reserve exponents, significands: Exponent Significand Object 0 0 0 0 nonzero Denorm 1-254 anything +/- fl. pt. # 255 0 +/- 255 nonzero NaN CS61C L11 Floating Point II (19) CS61C L11 Floating Point II (20)

CS61C L11 Floating Point II (21) Peer Instruction Administrivia Midterm in 11 days! Midterm 10 Evans Mon 2007-7-23 @ 7-10pm Conflicts/DSP? Email Me Let f(1,2) = # of floats between 1 and 2 Let f(2,3) = # of floats between 2 and 3 1: f(1,2) < f(2,3) 2: f(1,2) = f(2,3) 3: f(1,2) > f(2,3) How should we study for the midterm? Form study groups -- don t prepare in isolation! Attend the review session (2007-7-20 - Time & Place TBD) Look over HW, Labs, Projects Write up your 1-page study sheet--handwritten Go over old exams HKN office has put them online (link from 61C home page) If you have trouble remembering whether it s +127 or 127 remember the exponent bits are unsigned and have max=255, min=0, so what do we have to do? CS61C L11 Floating Point II (23) More Administrivia Rounding Assignments Proj1 due tonight @ 11:59pm HW4 due 7/15 @ 11:59pm Proj2 posted, due 7/20 @ 11:59pm Mistaken Green Sheet Error When I said jal was R[31] = PC + 8, it should be R[31] = PC + 4 until after the midterm Treat it this way on HW4 and Midterm Math on real numbers we worry about rounding to fit result in the significant field. FP hardware carries 2 extra bits of precision, and rounds for proper value Rounding occurs when converting double to single precision converting floating point # to an integer Intermediate step if necessary CS61C L11 Floating Point II (24) CS61C L11 Floating Point II (25) IEEE Four Rounding Modes Round towards + ALWAYS round up : 2.1 3, -2.1-2 Round towards - ALWAYS round down : 1.9 1, -1.9-2 Round towards 0 (I.e., truncate) Just drop the last bits Round to (nearest) even (default) Normal rounding, almost: 2.5 2, 3.5 4 Like you learned in grade school (almost) Insures fairness on calculation Half the time we round up, other half down Also called Unbiased CS61C L11 Floating Point II (26) Integer Multiplication (1/3) Paper and pencil example (unsigned): Multiplicand 1000 8 Multiplier x1001 9 1000 0000 0000 +1000 01001000 m bits x n bits = m + n bit product CS61C L11 Floating Point II (27)

CS61C L11 Floating Point II (28) Integer Multiplication (2/3) In MIPS, we multiply registers, so: 32-bit value x 32-bit value = 64-bit value Syntax of Multiplication (signed): mult register1, register2 Multiplies 32-bit values in those registers & puts 64-bit product in special result regs: - puts product upper half in hi, lower half in lo hi and lo are 2 registers separate from the 32 general purpose registers Use mfhi register & mflo register to move from hi, lo to another register Integer Multiplication (3/3) Example: in C: a = b * c; in MIPS: - let b be $s2; let c be $s3; and let a be $s0 and $s1 (since it may be up to 64 bits) mult $s2,$s3 # b*c mfhi $s0 # upper half of # product into $s0 mflo $s1 # lower half of # product into $s1 Note: Often, we only care about the lower half of the product. CS61C L11 Floating Point II (29) Integer Division (1/2) Integer Division (2/2) Paper and pencil example (unsigned): 1001 Quotient Divisor 1000 1001010 Dividend -1000 10 101 1010-1000 10 Remainder (or Modulo result) Dividend = Quotient x Divisor + Remainder Syntax of Division (signed): div register1, register2 Divides 32-bit register 1 by 32-bit register 2: puts remainder of division in hi, quotient in lo Implements C division (/) and modulo (%) Example in C: a = c / d; b = c % d; in MIPS: a $s0;b $s1;c $s2;d $s3 div $s2,$s3 mflo $s0 mfhi $s1 # lo=c/d, hi=c%d # get quotient # get remainder CS61C L11 Floating Point II (30) CS61C L11 Floating Point II (31) Unsigned Instructions & Overflow FP Addition & Subtraction MIPS also has versions of mult, div for unsigned operands: multu divu Determines whether or not the product and quotient are changed if the operands are signed or unsigned. MIPS does not check overflow on ANY signed/unsigned multiply, divide instr Up to the software to check hi Much more difficult than with integers (can t just add significands) How do we do it? De-normalize to match larger exponent Add significands to get resulting one Normalize (& check for under/overflow) Round if needed (may need to renormalize) If signs, do a subtract. (Subtract similar) If signs for add (or = for sub), what s ans sign? Question: How do we integrate this into the integer arithmetic unit? [Answer: We don t!] CS61C L11 Floating Point II (32) CS61C L11 Floating Point II (33)

CS61C L11 Floating Point II (34) MIPS Floating Point Architecture (1/4) Separate floating point instructions: Single Precision: add.s, sub.s, mul.s, div.s Double Precision: add.d, sub.d, mul.d, div.d These are far more complicated than their integer counterparts Can take much longer to execute MIPS Floating Point Architecture (2/4) Problems: Inefficient to have different instructions take vastly differing amounts of time. Generally, a particular piece of data will not change FP int within a program. - Only 1 type of instruction will be used on it. Some programs do no FP calculations It takes lots of hardware relative to integers to do FP fast CS61C L11 Floating Point II (35) MIPS Floating Point Architecture (3/4) 1990 Solution: Make a completely separate chip that handles only FP. Coprocessor 1: FP chip contains 32 32-bit registers: $f0, $f1, most of the registers specified in.s and.d instruction refer to this set separate load and store: lwc1 and swc1 ( load word coprocessor 1, store ) Double Precision: by convention, even/odd pair contain one DP FP number: $f0/$f1, $f2/$f3,, $f30/$f31 - Even register is the name MIPS Floating Point Architecture (4/4) 1990 Computer actually contains multiple separate chips: Processor: handles all the normal stuff Coprocessor 1: handles FP and only FP; more coprocessors? Yes, later Today, FP coprocessor integrated with CPU, or cheap chips may leave out FP HW Instructions to move data between main processor and coprocessors: mfc0, mtc0, mfc1, mtc1, etc. Appendix contains many more FP ops CS61C L11 Floating Point II (36) CS61C L11 Floating Point II (37) Peer Instruction 1. Converting float -> int -> float produces same float number 2. Converting int -> float -> int produces same int number 3. FP add is associative: (x+y)+z = x+(y+z) ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8: TTT And in conclusion Reserve exponents, significands: Exponent Significand Object 0 0 0 0 nonzero Denorm 1-254 anything +/- fl. pt. # 255 0 +/- 255 nonzero NaN Integer mult, div uses hi, lo regs mfhi and mflo copies out. Four rounding modes (to even default) MIPS FL ops complicated, expensive CS61C L11 Floating Point II (38) CS61C L11 Floating Point II (40)