Proposed Technical Solution for Half Duplex SpW

Similar documents
Improvements to the Distributed Interrupts Scheme

SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)

SpaceWire 101. Webex Seminar. February 15th, 2006

Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL

European LVDS driver development and ECSS evaluation and qualification

SpaceWire-RT. SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers

1 CONTROL CHARACTERS AND CONTROL CODES

LVDS applications, testing, and performance evaluation expand.

Reducing SpaceWire Time-code Jitter

CPCI-HPDI32ALT High-speed 64 Bit Parallel Digital I/O PCI Board 100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification

Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

SpaceWire Link interface: LVDS, Power & Cross-strapping Aspects

40Gbps Parallel Active Optical Cable (AOC) Preliminary Datasheet

Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4

GLC-GE-100FX (100BASE-FX SFP) Datasheet

XSFP-T-RJ Base-T Copper SFP Transceiver

T Q S H 8 X 8 2 x x

Twisted-pair cable (either twisted-flat or discrete wire twisted pairs) should be used with differential transceivers.

Space engineering. SpaceWire Links, nodes, routers and networks. ECSS-E-ST-50-12C 31 July 2008

SPACEFIBRE. Session: SpaceWire Standardisation. Long Paper.

SO-QSFP-LR4-20. QSFP, 40GBase-LR, CWDM, SM, DDM, 10dB, 20km OVERVIEW PRODUCT FEATURES APPLICATIONS ORDERING INFORMATION DATASHEET 4.

ULTRA2 SCSI WHITE PAPER

Hello, and welcome to this presentation of the STM32 Low Power Universal Asynchronous Receiver/Transmitter interface. It covers the main features of

Programmable CMOS LVDS Transmitter/Receiver

Description of the JRA1 Trigger Logic Unit (TLU)

Basic Low Level Concepts

GIGALIGHT CXP-CXP Active Optical Cable GCX-DO151G-XXXC

BOOST YOUR SYSTEM PERFORMANCE USING THE ZILOG ESCC CONTROLLER

Development an update. Aeroflex Gaisler

AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel Low-Cost FPGAs

MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA

Amarjeet Singh. January 30, 2012

Compliance test method and detailed spec for - USB2.0. Tektronix Korea YJ.PARK

The Fast Track to PCIe 5.0

CCSDS Time Distribution over SpaceWire

SpaceWire Backplane Application Requirements

Concepts of Serial Communication

SO-QSFP-SR-BD QSFP+, 40G, BIDI, duplex MM, LC

CS 5520/ECE 5590NA: Network Architecture I Spring Lecture 13: UDP and TCP

USB Compliance Checklist Hubs (Excluding Root Hubs) USB Device Product Information

More on IO: The Universal Serial Bus (USB)

ECE 485/585 Microprocessor System Design

MOST (Modelling of SpaceWire Traffic): MTG-I simulation presentation

Description. Features. Application. Ordering information

T Q S 2 1 L H 8 X 8 1 x x

Chapter 7 CONCLUSION

NS9750B-0. Use in conjunction with: Errata , Rev G. Release date: May Phone: Web:

Time synchronization in SpaceWire networks

System Approach for a SpaceWire Network Template reference : C-EN

Section 3 - Backplane Architecture Backplane Designer s Guide

ELAN DIGITAL SYSTEMS LTD. CF428 COMPACT FLASH CF+ CARD USER S GUIDE

XS1 Link Performance and Design Guidelines

10- and 100-Mbps Ethernet

Serial Communication Prof. James L. Frankel Harvard University. Version of 2:30 PM 6-Oct-2015 Copyright 2015 James L. Frankel. All rights reserved.

QSFP+ Copper Cable Assembly

Increase Current Drive Using LVDS

Microprocessors LCD Parallel Port USB Port

Worst-case Ethernet Network Latency for Shaped Sources

Serial Communication. Spring, 2018 Prof. Jungkeun Park

Video Processing Chain VPC2 SpaceWire Networking Protocol Meeting July 2005

Ultra2 SCSI - The Evolution Continues

Course 10: Interfaces Agenda

WITH the evolution and popularity of wireless devices,

Reference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation

Frequently Asked Questions

Control Data Systems Industrial Wireless Communications

ESA IPs & SoCs developments

PLATINUM BY MSB TECHNOLOGY

40 Gigabit QSFP CWDM 1310 nm LR4 for 10 km

40Gbps QSFP SR4 Optical Transceiver Module

Solving MIPI D-PHY Receiver Test Challenges

SpaceWire DC-Balanced Character Encoding for SpaceWire

CCSDS Unsegmented Code Transfer Protocol (CUCTP)

8. Selectable I/O Standards in Arria GX Devices

INTERCONNECTION NETWORKS LECTURE 4

SpaceFibre Port IP Core

Strengthening Unlicensed Band Wireless Backhaul

The Power of Ethernet

National Semiconductor Application Note 1115 John Goldie July FIGURE 2. Device Configurations

SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications

40Gbps QSFP+ CR4 Optical Transceiver Module. Product Specification

5-Port 1000BASE-T. Gigabit Ethernet Switch. User s Guide

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Pretty Good Protocol - Design Specification

Lecture 05 Chapter 16 High Speed LANs

The Operation and Uses of the SpaceWire Time-Code International SpaceWire Seminar 2003

Responsive Processor for Parallel/Distributed Real-Time Control

DS90LV004 4-Channel LVDS Buffer/Repeater with Pre-Emphasis

SpaceFibre Flight Software Workshop 2015

The SpaceWire CODEC International SpaceWire Seminar (ISWS 2003) 4-5 November 2003, ESTEC Noordwijk, The Netherlands

Data Communications & Computer Networks. Digital Data Communications Techniques

Links Reading: Chapter 2. Goals of Todayʼs Lecture. Message, Segment, Packet, and Frame

Data and Computer Communications

Atacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet

SPI-4.2 Interoperability with the Intel IXF1110 in Stratix GX Devices

Transcription:

SpaceWire Evolutions Proposed Technical Solution for Half Duplex SpW 17 th SpaceWire Working Group, 14 th December 2011 Noordwijk, Netherlands ESA Contract Number 4000104023, SpaceWire Evolutions Slide 1

Current Status: SpaceWire 1.0 Networking technology for building on-board communications in S/C, used for the interconnection of: Mass-memory OBC Telemetry Designed by ESA and widely used on many ESA, NASA, JAXA, RKA space missions The standard specifies pointtopoint full duplex links, with flow control mechanism which ensures that no data is lost due to receiver buffer overruns The Problem: Bidirectional flow of data is not always required (e.g. sensors, actuators) One D-S pair is only used for FCTs: Adds unnecessary mass since half of the wiring is practically unused Simplex cannot allow PnP, FDIR, operation in scheduled networks and may result in excessive data loss The proposed Solution: 4Links has proposed a solution for a Half Duplex version of SpW for asymmetric data transfers in which a single pair of D-S differential signals is shared between the two ends of the link The two ends alternatively act as transmitter and then receiver ESA Contract Number 4000104023, SpaceWire Evolutions Slide 2

Half Duplex SpW 4Links Proposal Half Duplex SpW: One end transmits its data until its buffer is empty, or It has consumed all the FCTs it has received It then sends a NULL indicating its has ceased transmission Upon reception of a NULL the other end, Sends a NULL if there is nothing to send, or Transmits Time Codes, then FCTs, then NCHARs, EoP/EEP And finally a NULL to enable the other end to resume transmission Half Duplex SpW offers all Full Duplex SpW features ESA Contract Number 4000104023, SpaceWire Evolutions Slide 3

The main challenges with Half Duplex SpW are the Link Initialization, the link direction reversal and the Signal and Physical Levels (Rx pairs are the same as Tx pairs) Link Initialization: Full Duplex state machine ensures that the two ends pass through the same states concurrently Not possible with Half Duplex since they will be both listening or driving the line at the same time Direction reversal: SpW Receivers extract the remote end transmission clock by XORing the D and S signals After the last NULL is received no mode clock pulses are generated and the logic generating the NULL_received cannot be generated (logic remains unclocked) Half Duplex Signal Level: LVDS is point-to point and unidirectional At some point in time both ends may be driving the line Termination at both ends exceeds of the link causes the voltage at the termination resistors to be very close to the LVDS threshold Connector/cabling definition One D-S pair wiring is not used Half Duplex SpW Technical Issues ESA Contract Number 4000104023, SpaceWire Evolutions Slide 4

New signals: TxTransition: Indicates that a transition has been detected on the D-S pair RxPaused: Indicates that no transition has been detected on the D-S pair for 200 ns DriveLink: Indicates that the link is driven by the controller s transmitter. Deasserted after the last character has been transmitted and the transmitter does not drive the link New states: WaitForPause: Entered from the ErrorWait state if a transition has been detected on the transmit D-S pair. The state machine waits here until the remote end does not drive the line (rx_paused) CeaseTx: Entered from Started state if no NULL has been received for 12,8 us a condition which may indicate that the remote end is a full duplex and is disabled, or it is half duplex and waits its turn for transmission WaitForTURN: Entered from the CeaseTx state. At this state the transmitter is disabled to allow the remote end to transmit its NULLs and FCTs Half Duplex Link Initialization State Machine ESA Contract Number 4000104023, SpaceWire Evolutions Slide 5

Half Duplex Link Initialization (1/3) Controller 1 (Half Duplex): Is at state Error Reset A transition is detected on the D-S pair and the state machine proceeds to the WaitForPause state Controller 2 (Full/Half Duplex): Is at state ErrorReset The 12,8 us expire and proceeds to the Ready and then Started state in which it transmits a NULLs Keeps sending NULLs at the Started state ESA Contract Number 4000104023, SpaceWire Evolutions Slide 6

Half Duplex Link Initialization (2/3) Controller 1 (Half Duplex): After 200 ns the pause_rx signal is asserted and since it has got a NULL it proceeds to the Connecting state in which it transmits its FCTs Since it has not received FCTs from the remote side it transmits a NULL and returns to receive mode Controller 2 (Full/Half Duplex): The 12,8 us interval expires and it proceeds to the CeaseTx state It ceases transmission and proceeds to the WaitForTURN state ESA Contract Number 4000104023, SpaceWire Evolutions Slide 7

Half Duplex Link Initialization (3/3) Controller 1 (Half Duplex): Controller 2 (Full/Half Duplex): It receives the NULL and proceeds to the Connecting state and starts transmitting FCTs Since it has received FCTs from the remote side it proceeds to the RUN state It receives the first FCT and proceeds to the Run state Link is Initialized in Half Duplex mode ESA Contract Number 4000104023, SpaceWire Evolutions Slide 8

Half Duplex Link Initialization Livelock The Problem: The two ends may be activated simultaneously They will be passing from the same states at the same times When one of them will be driving the link the other will do the same When one of them will be listening the link the other will do the same This situation continues until the relative drifts of the local oscillator have cause enough drift for a tx_transition to be detected at one end If the links are clocked from the same source the link will never be initialized Alternative Solutions: Add an offset to the 12,8 us timer (related to the port number) for devices with many links Pseudorandom offset at the 12,8 timer Positive/negative offset at the 12,8 us timer Devices that have another link which is full duplex have positive offset (routers/concentrators) Devices that do no have another link which is full duplex have negative offset (half duplex nodes) Configure nodes in auto-start mode and routers in Link Enabled ESA Contract Number 4000104023, SpaceWire Evolutions Slide 9

Link Direction Reversal The Problem: The receiver s system clock and the reception clock are asynchronous The NULL_received signal will be generated by combinational logic The NULL decoder output has transitions due to changes of the logic levels at its inputs and differences in propagation delays These transitions may be patched by the system clock and erroneously cause link direction reversal The proposed solution: Provide one more clock cycle to the receiver for decoder output latching by extending the NULL with a parity bit and one more zero (TURN character) ESA Contract Number 4000104023, SpaceWire Evolutions Slide 10

Link Speed Candidate Technologies LVDS (-A) (TIA/EIA 644 (-A)) M-LVDS (TIA/EIA 899) BLVDS (not standardized) Offset Voltage 1,125 1,375 V 0,3 2,1 V 1,185 1,435 V Vout 454 mv (100 Ohms) 565 mv (50 Ohms) 350 (50 Ohms) Transition time 260 ps 1000 ps 350 1000 ps Driver strength 3,5 ma 11,3 ma 7 11,1 ma Ground potential difference ±1 V ±2 V ±1 V Input Voltage Range 0 2,4 V -1,4 3,8 V 0 2,4 V Input threshold ±100 mv ±50 mv ±100 mv Max data rate (theoretical) 1,923 Gbps 500 Mbps 800 Mbps Drivers contention Not supported Output current control Output current control Space Qualified Devices Exist Aeroflex UT54LVDM055LV? Aeroflex UT54LVDM031LV Output voltage on 100 Ohms load Half Duplex Signal Level (1/2) 350 mv 1130 mv 700 mv 1110 mv Compatibility with LVDS Yes Analysis per design is required. Current at LVDS termination resistor may cause a voltage of > 1 Vpp ESA Contract Number 4000104023, SpaceWire Evolutions Slide 11

Tri-state LVDS LVDS drives 3,5 ma on the line 175 mv developed on the far end without taking losses into account which is above the LVDS input threshold, but marginally above Shorting two drivers on the line doubles the driving strength but worsens the eye pattern Half Duplex Signal Level (2/2) B-LVDS: Designed for multi-drop topologies BLVDS drives 7 11 ma on the line 350-550 mv developed on the far end without taking losses into account Not an industry standard 2,5 Vpp M-LVDS Designed for multi-point topologies Input threshold is ±50 mv around the CM voltage Industry standard (EIA/TIA-899) Higher current drive and turnaround affect EMC and cable definition Same Current on the cable as in Full Duplex SpW (3,5mA) Signal/Physical Level issues not covered within this study Experimentation performed only for the prototype using SpW 1.0 connectors ESA Contract Number 4000104023, SpaceWire Evolutions Slide 12

Half Duplex Signal Level Initial Experiments BLVDS Experiments with NI DS92LV010 Cable Lengths 3, 10 meters Pulse widths 10ns, 20ns, 40ns, 80ns MLVDS Type 1 and Type 2 devices tested Experiments with SN65MLVD201 (Type 1) and with SN65MLVD206 (Type 2) Interoperability tests MVLDS - BLVDS MVDS LVDS BLVDS - LVDS Probing points BLVDS differential signals BLVDS transceiver Rx LVTTL output ESA Contract Number 4000104023, SpaceWire Evolutions Slide 13

Half Duplex Signal Level Experimental Results Distortion at high speeds (Wire wrap mock up) BLVDS devices prefer parking the bus HIGH when not driven A spike appears near the TxEN signal edges Spike resolved by inverting the polarity of the D, S signals both at the transmitter and the receiver MLVDS and BLVDS present good interoperability Near end transmits Remote end transmits TxEN MLVDS- Rx BLVDS-Rx Distortion BLVDS parks HIGH when the bus is not driven TxEN BLVDS Digital Rx output T- T+ Rx Spike near Tx Enable ESA Contract Number 4000104023, SpaceWire Evolutions Slide 14

Half Duplex SpW & Latency (1/2) Time Code (and packets) latency is increased A Time Code transmitter may not possess the bus It shall wait the remote end to send a NULL This time is proportional to the number of FCTs sent by the remote end, plus The time the remote end needs to send its NCHARs, plus The time it takes to send a NULL Half Duplex has excessive worst case Time Code and interrupts propagation latency Increasing the FCTs increases efficiency but also increases, proportionally, the worst case latency This worst case delay may occur per link Time Code worst case latency (us) vs. maximum number of FCTs Link Speed Full Duplex 5 FCTs 7 FCTs 10 FCTs 15 FCTs 20 FCTs 10 Mbps 1 43,3 60,1 85,3 127,3 169,3 50 Mbps 0,2 9,06 12,42 17,46 25,86 34,26 100 Mbps 0,1 4,78 6,46 8,98 13,18 17,38 150 Mbps 0,067 3,35 4,47 6,15 8,95 11,75 200 Mbps 0,05 2,64 3,48 4,74 6,84 8,94 300 Mbps 0,033 1,92 2,48 3,32 4,72 6,12 ESA Contract Number 4000104023, SpaceWire Evolutions Slide 15

Half Duplex SpW & Latency (2/2) % Latency increases from 870 % to 18000 %! FCTs ESA Contract Number 4000104023, SpaceWire Evolutions Slide 16

The capacity of the receiver buffer affects Half Duplex SpW performance The transmitter transmits Nx8 NCHARs and then sends NULL waiting for FCTs to be received If the remote end has no data to send but only FCTs, this process inserts overhead time The overhead time consists of 2 x turnaround time 2 x 8(10) x bit time for NULLs N x 4 x bit time for FCTs Decreasing N: results in more frequent turnarounds the turnaround and NULL times are not decreased Decreasing N decreases the Half Duplex SpW Performance The impact of N is significant for high Link Speeds Increasing N increases latency proportionally N = 7 is a good compromise between efficiency, cost and latency Available BW Utilization vs. FCTs (1/2) Available BW Utilization vs. FCTs for Unidirectional traffic Link Speed 1 FCT 5 FCTs 10 FCTs 15 FCTs 20 FCTs 10 Mbps 73% 90% 92% 93% 94% 50 Mbps 53% 82% 88% 90.5% 91.5% 100 Mbps 40% 75% 83% 87% 89% 150 Mbps 32% 68% 79.5% 84% 86% 200 Mbps 27% 63% 76% 81% 84% 300 Mbps 20% 54% 69% 77% 80% Available BW Utilization vs. FCTs for Bidirectional traffic Link Speed 1 FCT 5 FCTs 10 FCTs 15 FCTs 20 FCTs 10 Mbps 82.5% 92% 94% 94% 94.5% 50 Mbps 68% 88% 91% 93% 93.5% 100 Mbps 56% 83% 89% 91% 92% 150 Mbps 48% 79% 86.5% 89% 90.5% 200 Mbps 42% 76% 84% 87% 89% 300 Mbps 33% 69% 80% 85% 87% ESA Contract Number 4000104023, SpaceWire Evolutions Slide 17

Available BW Utilization vs. FCTs (2/2) % SpW 1.0 FCTs ESA Contract Number 4000104023, SpaceWire Evolutions Slide 18

FCTs impact on Available BW utilization % Increase in BW utilization by increasing the maximum number of FCTs Increasing the number of FCTs can significantly increase BW utilization at the cost of additional latency (and additional buffer space) in applications where there is unidirectional exchange of data Consider increasing the number of FCTs only in applications where there is only unidirectional data flow Link Speed (Mbps) ESA Contract Number 4000104023, SpaceWire Evolutions Slide 19

Available BW Utilization vs. turnaround time (1/2) The turnaround time (time in which the link remains undriven) affects Half Duplex SpW performance The turnaround time consumes Bandwidth The consumed Bandwidth increases as the turnaround time increases The consumed bandwidth increases as the number of turnaround times per second increases The turnaround time has a significant impact at high speeds The bandwidth consumed by the turnaround is inversely proportional to the maximum number of FCTs sent from the receiver to the transmitter Available BW Utilization vs. Turnaround time for Unidirectional traffic Link Speed 200 ns 400 ns 600 ns 800 ns 1000 ns 10 Mbps 92% 91% 91% 90% 90% 50 Mbps 91% 87% 84% 82% 79% 100 Mbps 87% 82% 77% 73% 69% 150 Mbps 84% 77% 71% 66% 62% 200 Mbps 81% 73% 66% 60% 56% 300 Mbps 77% 66% 58% 51% 46% Available BW Utilization vs. Turnaround time for Bidirectional traffic Link Speed 200 ns 400 ns 600 ns 800 ns 1000 ns 10 Mbps 93% 93% 93% 92% 92% 50 Mbps 92% 91% 90% 88% 87% 100 Mbps 91% 88% 85% 83% 80% 150 Mbps 89% 85% 81% 78% 75% 200 Mbps 88% 83% 78% 74% 70% 300 Mbps 85% 78% 72% 67% 62% ESA Contract Number 4000104023, SpaceWire Evolutions Slide 20

Available BW Utilization vs. turnaround time (2/2) % Bandwidth utilization vs. turnaround time for 7 FCTs The turnaround time shall startup at default, but should be programmable and relate to the cable length and Link Speed Both ends shall transmit at the same speed 4Links Proposal Turnaround time ESA Contract Number 4000104023, SpaceWire Evolutions Slide 21

Turnaround time impact on Available BW utilization % Increase/Decrease in BW utilization vs. the turnaround time for 7 FCTs 4Links Proposal ESA Contract Number 4000104023, SpaceWire Evolutions Slide 22

FCTs impact on BW utilization vs. turnaround time % Bandwidth increase by increasing the FCTs from 7 to 15 vs. turnaround time 4Links Proposal ESA Contract Number 4000104023, SpaceWire Evolutions Slide 23

Conclusions Advantages: Supports all SpW 1.0 functionality and does not infer the hazard of NCHAR loss as in Simplex Wormhole routing supported Fair bandwidth allocation between the two ends of the link Requires simple functional changes in the SpW Cores logic since the functionality is almost identical Simpler and lighter cabling required lighter to be confirmed after EMC characterization Lower cost solution for networks with few hops without inferring large jitter/latencies Proposed state machine allows for auto-detection of Full/Half Duplex Drawbacks: Physical Level modifications required define connector to achieve optimized throughput/mass performance Signal Level modifications required BLVDS and M-LVDS inject 50% more current than LVDS and therefore cable definition shall be re-examined for EMC issues cannot yet evaluate throughput vs. mass performance Character Level modification for the new TURN character is required Latency and Jitter is introduced in Time-Code propagation and application packets not suitable as backbone network in scheduled networks with complex topologies Cannot support precise time-distribution May present excessive jitter in hot redundant topologies Efficiency and Latency are factors driving to opposite directions. Trade-off analysis per application is required Fields of application: Concentrators which receive data asynchronously and propagate them through full Duplex SpW ESA Contract Number 4000104023, SpaceWire Evolutions Slide 24