LVDS Product. +3.3V LVDS 24Bit Flat Panel Display (FPD) Transmitter - 85MHz DTC34LM85AL TTL PARALLEL -TO- LVDS

Similar documents
LVDS Product. +3.3V LVDS 24Bit Flat Panel Display (FPD) Receiver - 85MHz. Features PLL. RCLK+/- (20MHz ~ 85MHz)

LVDS Product. +3.3V LVDS 18Bit Flat Panel Display (FPD) Receiver - 85MHz. Features PLL. RCLK+/- (20MHz ~ 85MHz)

THC63LVDM83R/THC63LVDM63R

Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

DS90C385A +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-85 MHz

THC63LVD103D. 160MHz 30bit COLOR LVDS TRANSMITTER. Features

DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz

LVDS Product. +3.3V LVDS 60Bit Flat Panel Display (FPD) Receiver 135MHz

DS90C363/DS90CF V Programmable LVDS 18-Bit-Color Flat Panel Display (FPD) Features. General Description. Block Diagrams.

THC63LVDM83D-Z. 24bit COLOR OPEN LDI(LVDS) TRANSMITTER

FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

High Speed 10-bits LVDS Transmitter EP103. User Guide V0.6

Features RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN

Features. Typical Application National Semiconductor Corporation DS

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

THC63LVDF84B. 24bit COLOR LVDS RECEIVER (Falling Edge Clock) Features. Figure 1. Block Diagram

To Our Customers.

To Our Customers.

THC63LVD823B. 160MHz 51Bits LVDS Transmitter. Features. Data Formatter 1) DEMUX 2) MUX PLL

FIN1102 LVDS 2 Port High Speed Repeater

To Our Customers.

DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link

Figure 1. Block Diagram

DS90CR281/DS90CR Bit Channel Link

PART. *EP = Exposed pad. LVDS IN+ IN- PCB OR TWISTED PAIR. Maxim Integrated Products 1

UT54LVDS218 Deserializer Data Sheet September, 2015

DS90C383/DS90CF V Programmable LVDS Transmitter 24-Bit Flat Panel. Display (FPD) Link-65 MHz, +3.3V LVDS Receiver 24-Bit Flat Panel Display

56bit LVDS Transmitter 56:8 Serializer

THC63DV161. Termination Control. Recovery/ Decoder/ Deserializer PLL. General Description. Features. Block Diagram THC63DV161

FIN1101 LVDS Single Port High Speed Repeater

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

Features. with Reduced Swing Differential Signaling (RSDS ) Outputs. FIGURE 1. Block Diagram of the LCD Module


FPD-Link Evaluation Kit User s Manual NSID FLINK3V8BT-85

I.C. PCLK_IN DE_IN GND CNTL_IN1 RGB_IN0 RGB_IN1 RGB_IN2 RGB_IN3 RGB_IN4 RGB_IN5 RGB_IN6 RGB_IN7 CNTL_IN7 CNTL_IN6 CNTL_IN5 CNTL_IN4 CNTL_IN3 CNTL_IN2

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

4bit LVDS Driver BU90LV047A. LVDS Interface ICs

THCV213 and THCV214. General Description. Features. Block Diagram. LVDS SerDes transmitter and receiver. THCV _Rev.2.50_E

DS90CR MHz 48-bit Channel Link Serializer (6.384 Gbps)

RHFLVDS217. Rad-hard LVDS serializer. Datasheet. Features. Description

Description. EPPL (2) Target Temp. range. Notes: (1) SMD = standard microcircuit drawing. (2) EPPL = ESA preferred part list

MAX9210/MAX9214/ MAX9220/MAX9222. Programmable DC-Balance 21-Bit Deserializers. Features. General Description. Applications. Ordering Information

PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

THC63LVD1023B. 160MHz 67Bits LVDS Transmitter. Features. 5) Input Port SW 6) Crosspoint. Data Formatter. 3) Distribution 1) DEMUX 2) MUX 4) DDR MUX

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

TF10CP02 / TF10CP Gbps 2x2 LVDS Crosspoint Switches. Features. Description. Applications. Function Diagram. Ordering Information.

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

MC74C Digit BCD Display Controller/Driver. General Description. Ordering Code: Connection Diagram. Features. Version 1.0

250 Mbps Transceiver in LC FB2M5LVR

DS92LV MHz 10 Bit Bus LVDS Deserializer

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

THCV219 THCV219. Features

1250Mbps 850nm MF SFP Transceiver 550m HOLS-PG85Z-LN-CV/PG85Z-LD-CV

ASM5P2308A. 3.3 V Zero-Delay Buffer

Technical Data Sheet Photolink- Fiber Optic Receiver

3.3 Volt CMOS Bus Interface 8-Bit Latches

THC63LVD1024. General Description. Features. Block Diagram. 135MHz 67Bits LVDS Receiver

THC63LVD1023B. 160MHz 67Bits LVDS Transmitter. Features. 5) Input Port SW 6) Crosspoint. Data Formatter. 3) Distribution 1) DEMUX 2) MUX 4) DDR MUX

LY68L M Bits Serial Pseudo-SRAM with SPI and QPI

3.3V ZERO DELAY CLOCK BUFFER

Features. Applications

Craft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM

M8M644S3V9 M16M648S3V9. 8M, 16M x 64 SODIMM

74VHC132 Quad 2-Input NAND Schmitt Trigger

DS90C363/DS90CF V Programmable LVDS Transmitter 18-Bit Flat Panel. Display (FPD) Link - 65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

74LVT244 74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

PTN3310/PTN3311 High-speed serial logic translators

Frequency Generator for Pentium Based Systems

2Mbps 850nm MMF SFP Transceiver 2km HOLS-P1850-LD-CV-B

MC FPGA Bridge IC. for. MIPI D-PHY Systems and SLVS to LVDS Conversion DATASHEET. Version August Meticom GmbH

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

DS90CF386/DS90CF V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 85 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link

4M X 4 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Rev. No. History Issue Date Remark

M Rev: /10

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

Features. Applications

P2M648YL, P4M6416YL. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 8-2Mx8 SDRAM TSOP P2M648YL-XX 16-2Mx8 SDRAM TSOP P4M6416YL-XX

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT

3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with INTERNAL INPUT TERMINATION

P8M644YA9, 16M648YA9. PIN ASSIGNMENT (Front View) 168-PIN DIMM. 4-8Mx16 SDRAM TSOP P8M644YA9 8-8Mx16 SDRAM TSOP P16M648YA9

UNISONIC TECHNOLOGIES CO., LTD

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

HI-8683, HI ARINC INTERFACE DEVICE ARINC 429 & 561 Serial Data to 8-Bit Parallel Data APPLICATIONS DESCRIPTION. PIN CONFIGURATIONS (Top View)

PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

FST3257 Quad 2:1 Multiplexer / Demultiplexer Bus Switch

SCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

UM3222E,UM3232E. High ESD-Protected, Low Power, 3.3V to 5.5V, True RS-232 Transceivers. General Description. Applications.

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

VGA Port Companion Circuit

M0360. Rev: /08

PC POWER SUPPLY SUPERVISOR

T1/E1 CLOCK MULTIPLIER. Features

2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

Transcription:

LVDS Product DTC34LM85AL ( Rev. 1.0) REVISED APR. 2009 +3.3V LVDS 24Bit Flat Panel Display (FPD) Transmitter - 85MHz General Description The DTC34LM85AL transmitter converts 28 bits of CMOS/TTL data into four LVDS(Low Voltage Differential Signaling) data streams. A signal is phase-locked and transmitted in parallel with the data streams over a fifth LVDS link. 24 bits of graphic data and 3 bits of timing and 1 control data are transmitted at a rate of 595 Mbps per LVDS data channel at a transmit clock frequency of 85MHz. Using a 85 MHz clock, the data throughput is 297.5 Mbytes/sec. The R_FB pin selects either rising or falling edge trigger of. A Rising/Falling edge strobe transmitter will interoperate with a Rising/Falling edge strobe receiver (DTC34LF/R86L) without any translation logic. This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces. Features Wide frequency range : 20 to 85 MHz shift clock support Narrow bus (10 lines) reduces cable size and cost Single 3.3V supply Power-Down Mode Supports VGA, SVGA, XGA and SXGA Supports Spread Spectrum Clock Generator On Chip Input Jitter Filtering Up to 297.5 Megabytes/sec bandwidth Reduced Swing LVDS Support for low EMI ( 200mV or 350mV Swing LVDS Selectable) PLL requires no external components Low profile 56 lead TSSOP package (PB Free) Compatible with TIA/EIA-644 LVDS standard Compatible with National DS90C385 Thine THC63LVDM83R Block Diagram CMOS/TTL INPUTS DTC34LM85AL RED 8 GRN BLU HSYNC VSYNC DE 8 8 TTL PARALLEL -TO- LVDS LVDS DATA ( 140 TO 595Mbit/s On Each LVDS Channel ) CNTL (20MHz ~ 85MHz) PLL TCLK+/- (20MHz ~ 85MHz) /PDN(Power Down) R_FB - 1 - DOESTEK Co., Ltd.

PIN OUT PACKAGE 56 Lead Molded Thin Shrink Small Outline Package, JEDEC Unit : millimeters RS 1 TX5 2 TX6 3 TX7 4 GND 5 TX8 6 TX9 7 TX10 8 VCC 9 TX11 10 TX12 11 TX13 12 GND 13 TX14 14 TX15 15 TX16 16 R_FB 17 TX17 18 TX18 19 TX19 20 GND 21 TX20 22 TX21 23 TX22 24 TX23 25 VCC 26 TX24 27 TX25 28 DTC34LM85AL 56 TX4 55 TX3 54 TX2 53 GND 52 TX1 51 TX0 50 TX27 49 LVDS GND 48 TXOUT0-47 TXOUT0+ 46 TXOUT1-45 TXOUT1+ 44 LVDS VCC 43 LVDS GND 42 TXOUT2-41 TXOUT2+ 40 TCLK- 39 TCLK+ 38 TXOUT3-37 TXOUT3+ 36 LVDS GND 35 PLL GND 34 PLL VCC 33 PLL GND 32 /PDN 31 30 TX26 29 GND 8.1 ± 0.1 4.05 56 14.0 ± 0.1 29 6.1 ± 0.1 1 28 (1.0) 1.2MAX 0.5 TYP 0.2 TYP 0.10 ± 0.05TYP Electrical Characteristics Vcc=3.0 ~ 3.6V, Ta=-10 ~ +70 C CMOS/TTL DC SPECIFICATIONS Symbol Parameter Conditions Min Typ Max Units V IH High Level Input Voltage 2.0 Vcc V V IL Low Level Input Voltage GND 0.8 V I IN Input Current 0V V IN Vcc ±10 ua I PD Pull Down Current R_FB pin, VIH=Vcc 10 ua - 2 - DOESTEK Co., Ltd.

LVDS TRANSMITTER DC SPECIFICATIONS Symbol Parameter Conditions Min Typ Max Units V OD Differential Output Voltage, Normal RS=VCC (Small RS=GND) 250 (100) 350 (200) 450 (300) mv ΔV OD Change in V OD between Complimentary Output States RL=100Ω 35 mv V OC Common Mode Voltage 1.125 1.25 1.375 V ΔV OC Change in V OC between Complimentary Output States 35 mv I OZ Output TRI-STATE Current /PDN=0V, Vout=0 to Vcc ±10 ua TRANSMITTER SUPPLY CURRENT Symbol Parameter Conditions Typ Max Units ICC TG Transmitter Supply Current (16 Grayscale) RL=100Ω, CL = 10pF, f = 85MHz RS=VCC ( RS=GND) 36 (31) ma ICC TW Transmitter Supply Current (Worst Case) RL=100Ω, CL = 10pF, f = 85MHz RS=VCC ( RS=GND) 39 (34) ma ICC TP Transmitter Supply Current (Power Down) /PDN=0V 10 ua * All typical values are Vcc = 3.3V, Ta = 25 C Absolute Maximum Ratings (Note1) Supply Voltage (Vcc) -0.3 to +4.0V CMOS/TTL Input Voltage -0.3V to (Vcc + 0.3V) CMOS/TTL Output Voltage -0.3V to (Vcc + 0.3V) LVDS Driver Output Voltage -0.3V to (Vcc + 0.3V) Output Short Circuit Duration Continuous Junction Temperature +150 C Storage Temperature Range -65 C to 150 C Lead Temperature (Soldering, 4 sec.) +260 C Maximum Power Dissipation @25 C 1.4W (Note 1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation - 3 - DOESTEK Co., Ltd.

Transmitter Switching Characteristics Vcc=3.0 ~ 3.6V, Ta=-10 ~ +70 C, T=1/f Symbol Parameter Min Typ Max Units t TCIT Transition Time 5.0 ns t TCP Period 11.76 T 50 ns t TCH High Time 0.35T 0.5T 0.65T ns t TCL Low Time 0.35T 0.5T 0.65T ns t TCD to TCLK+/- Delay 2T/7 + 2.3 ns t TS TTL Data Setup to 2.5 ns t TH TTL Data Hold from 2.5 ns t LVT LVDS Transition Time 0.6 1.5 ns t TDP1 Transmitter Output Data Position 0 (85MHz) -0.2 0 0. 2 ns t TDP0 Transmitter Output Data Position 1 (85MHz) T/7-0. 2 T/7 T/7+0. 2 ns t TDP6 Transmitter Output Data Position 2 (85MHz) 2T/7-0. 2 2T/7 2T/7+0. 2 ns t TDP5 Transmitter Output Data Position 3 (85MHz) 3T/7-0. 2 3T/7 3T/7+0. 2 ns t TDP4 Transmitter Output Data Position 4 (85MHz) 4T/7-0. 2 4T/7 4T/7+0. 2 ns t TDP3 Transmitter Output Data Position 5 (85MHz) 5T/7-0. 2 5T/7 5T/7+0. 2 ns t TDP2 Transmitter Output Data Position 6 (85MHz) 6T/7-0. 2 6T/7 6T/7+0. 2 ns t TPLLS Transmitter Phase Lock Loop Set - - 10 ms AC Timing Diagrams FIGURE 1. Test Pattern Worst Case Pattern T ODD TX EVEN TX - 4 - DOESTEK Co., Ltd.

AC Timing Diagrams(Continued) FIGURE 2. Test Pattern 16 Grayscale Test Pattern Device Pin Name Signal Dot CLK TX0 R0 TX1 R1 TX2 R2 TX3 R3 TX4 R4 TX5 R7 TX6 R5 TX7 G0 TX8 G1 TX9 G2 TX10 G6 TX11 G7 TX12 G3 TX13 G4 TX14 G5 TX15 B0 TX16 B6 TX17 B7 TX18 B1 TX19 B2 TX20 B3 TX21 B4 TX22 B5 TX23 RES TX24 HSYNC TX25 VSYNC TX26 EN TX27 R6 Signal Pattern Signal Frequency f f/16 f/8 f/4 f/2 f/16 f/8 f/4 f/2 f/16 f/8 f/4 f/2 Steady State High Steady State High Steady State High Steady State High FIGURE 3. TTL Input 90% 90% CLK IN 10% 10% t TCIT t TCIT FIGURE 4. LVDS Output Vdiff= (TXOUT+) (TXOUT ) TX OUT+ 10pF 100ohm Vdiff 80% 80% 20% 20% TX OUT- 10pF LVDS OUTPUT LOAD tlvt tlvt - 5 - DOESTEK Co., Ltd.

AC Timing Diagrams (Continued) FIGURE 5. Phase Lock Loop Set Time /PDN 2V 3.6V VCC 3V ttplls Vdiff=0V TCLK+/- FIGURE 6. Transmitter Device Operation TXOUT+/- TX1 TX0 TX6 TX5 TX4 TX3 TX2 TX1 TX0 TCLK+ Vdiff=0V ttdp1 ttdp0 ttdp6 ttdp5 ttdp4 ttdp3 ttdp2 Note : 1) Vdiff = (TXOUT+) - (TXOUT-),... (TCLK+) (TCLK-) - 6 - DOESTEK Co., Ltd.

FIGURE 7. Parallel TTL Data Inputs Mapped to LVDS Outputs DTC34LM85AL TCLK (Differential) Previous Cycle Next Cycle TXOUT3 (Single Ended) TX5-1 TX27-1 TX23 TX17 TX16 TX11 TX10 TX5 TX27 TXOUT2 (Single Ended) TX20-1 TX19-1 TX26 TX25 TX24 TX22 TX21 TX20 TX19 TXOUT1 (Single Ended) TX9-1 TX8-1 TX18 TX15 TX14 TX13 TX12 TX9 TX8 TXOUT0 (Single Ended) TX1-1 TX0-1 TX7 TX6 TX4 TX3 TX2 TX1 TX0 FIGURE 8. Setup/Hold and High/Low Times 2.0V 2.0V 0.8V 0.8V ttch ttcl TX0 ~ TX27 tts tth 2.0V Setup Hold 2.0V 0.8V 0.8V Note : 1) : for DTC34LM85AL(R_FB=GND), denoted as solid line for DTC34LM85AL(R_FB=VCC), denoted as dotted line FIGURE 9. to CLKOUT Delay ttcp 2.0V 2.0V ttcd TCLK+/- Vdiff = 0V Note : 1) Vdiff = (TXOUT+) - (TXOUT-),... (TCLK+) - (TCLK-) - 7 - DOESTEK Co., Ltd.

FIGURE 10. Package Pin Description Pin Name Pin # Type Description TXOUT0-, TXOUT0+ TXOUT1-, TXOUT1+ TXOUT2-, TXOUT2+ TXOUT3-, TXOUT3+ TCLK-, TCLK+ TX0 ~ TX6 TX7 ~ TX13 TX14 ~ TX20 TX21 ~ TX27 CLK IN 48, 47 LVDS OUT 46, 45 LVDS OUT 42, 41 LVDS OUT 38, 37 LVDS OUT 40, 39 LVDS OUT 51,52,54,55,56,2, 3 IN 4,6,7,8,10,11,12 IN 14,15,16,18,19,20,22 IN 23,24,25,27,28,30,50 IN 31 IN LVDS differential data outputs. LVDS differential clock outputs. TTL level data inputs. This includes : 8 Red, 8 Green, 8 Blue, and 4 control lines (HSYNC, VSYNC, DE, CNTL) TTL level clock input. This falling edge acts as data strobe /PDN 32 IN TTL level input. H : Normal operation L : Power down (all output are low) R_FB RS VCC GND LVDS VCC LVDS GND PLL VCC PLL GND 17 IN Programmable strobe select. H:Rising edge, L :Falling edge 1 IN LVDS Swing Control (Normal RS=VCC, Small RS=GND) 9,26 Power Power supply pins for TTL inputs. 5,13,21,29,53 Ground Ground pins for TTL inputs. 44 Power Power supply pin for LVDS outputs. 36,43,49 Ground Ground pins for LVDS outputs. 34 Power Power supply pin for PLL. 33,35 Ground Ground pin for PLL. IMPORTANT NOTICE : - The contents of this data sheet are subject to change without prior notice. DOESTEK Co., Ltd. ( www.doestek.co.kr ) 6F TechnoComplex Korea Univ., Anam-Dong5-Ga, Songbuk-Gu, SEOUL, KOREA Tel) 82-2-926-9464 - 8 - DOESTEK Co., Ltd.