TUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC

Similar documents
Analog IC Simulation. Mentor Graphics 2006

Mentor Graphics VLSI CAD Tutorials

MENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun

CMOS Design Lab Manual

Introduction to Design Architect

FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT

CS755 CAD TOOL TUTORIAL

EECS 211 CAD Tutorial. 1. Introduction

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.

CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)

Analog IC Schematic Capture. Mentor Graphics 2006

EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits

LTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

ECE471/571 Energy Efficient VLSI Design Project 2 Cadence Setup and Creation of an Inverter Due Date 11:30 am on Friday, February 2 nd, 2018

Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.

INTRODUCTION TO MENTOR GRAPHICS DESIGN TOOLS

CES 522: Laboratory Manual for Digital Integrated Circuit Design. Jack Ou, Ph.D.

The original document link is

Revision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410

Cadence Tutorial C: Simulating DC and Timing Characteristics 1

EE261 Computer Project 1: Using Mentor Graphics for Digital Simulation

EE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation

Cadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter

EE 471: Transport Phenomena in Solid State Devices

Notes for simulating digital circuits with ELDO Input files used by ELDO, Transistor Scaling, Forces, and Plotting rev 2 DA-IC and ELDO Files

PSpice with Orcad 10

DOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2015

1. Working with PSpice:

Manual for Wavenology EM Graphic Circuit Editor. Wave Computation Technologies, Inc. Jan., 2013

PSpice Tutorial. Physics 160 Spring 2006

Figure 1: ADE Test Editor

EE 330 Spring Laboratory 2: Basic Boolean Circuits

Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial

S Exercise 1C Testing the Ring Oscillator

EE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen

Copyright 2008 Linear Technology. All rights reserved. Getting Started

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

Setting up an initial ".tcshrc" file

TUTORIAL How to Use the SPICE Module

TUTORIAL How to Use the SPICE Module

UNIVERSITY OF WATERLOO

Cadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan

Creating Verilog Tutorial Netlist Release Date: 01/13/2005(Version 2)

Virtuoso Schematic Composer

Design rule illustrations for the AMI C5N process can be found at:

Intro to Cadence. Brady Salz. ECE483 Spring 17

Simulation examples Chapter overview

Introduction to laboratory exercises in Digital IC Design.

CS/EE 5720/6720 Analog IC Design Tutorial for Schematic Design and Analysis using Spectre

Layout and Layout Verification. of an Inverter Circuit

There are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.

Laboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation

EEC 118 Spring 2011 Lab #5 Manchester Carry-Chain Adder

ECE471/571 Energy Ecient VLSI Design

Tutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma

Click on the SwCAD III shortcut created by the software installation.

Lab 5: Circuit Simulation with PSPICE

SPICE Models: ROHM Voltage Detector ICs

Defining & Running Circuit Simulation Analyses

VLSI Lab Tutorial 1. Cadence Virtuoso Schematic Composer Introduction

Altera Quartus II Tutorial ECE 552

Virtuoso Layout Editor

Design Architect Student Workbook Mentor Graphics Corporation All rights reserved.

University of Florida EEL 3701 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering Revision 0 12-Jun-16

CADENCE SETUP. ECE4430-Analog IC Design

Actel Libero TM Integrated Design Environment v2.3 Structural Schematic Flow Design Tutorial

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Lab #2: Layout and Simulation

Chapter 4 Determining Cell Size

Cadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply

Fall 2008: EE5323 VLSI Design I using Cadence

What s New in PADS

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

ECE C61: Computer Architecture Design Mentor Graphics Tutorial Introduction Window Environment The Mentor Graphics Falcon Framework Tutorial Format

EECE 285 VLSI Design. Cadence Tutorial EECE 285 VLSI. By: Kevin Dick Co-author: Jeff Kauppila Co-author: Dr. Arthur Witulski

Hardware describing languages, high level tools and Synthesis

Lab 2: Functional Simulation Using. Affirma Analog Simulator

Select the technology library: NCSU_TechLib_ami06, then press OK.

LTspice Getting Started Guide. Copyright 2007 Linear Technology. All rights reserved.

Cadence IC Design Manual

Lab 2. Standard Cell layout.

Using Cadence Virtuoso, a UNIX based OrCAD PSpice like program, Remotely on a Windows Machine

EE115C Digital Electronic Circuits. Tutorial 4: Schematic-driven Layout (Virtuoso XL)

This is a brief tutorial about building a Symbol for a Schematic in Cadence IC design tool environment for hierarchical design of schematics.

Using KiCad with AimSpice Doc 0.2 CETA - Univ. Hartford, Connecticut, USA

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors

Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation

Simulation with Verilog-XL

ECE 546 HOMEWORK No 10 Due Thursday, April 19, yes last

University of Florida EEL 3701 Dr. Eric M. Schwartz Madison Emas, TA Department of Electrical & Computer Engineering Revision 1 5-Jun-17

Probes are available for placement in the Schematic Editor only, by choosing Place» Directives» Instrument Probe [P, V, I] from the main menus.

Parameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017

Graph based simulation tutorial

E85: Digital Design and Computer Engineering Lab 1: Electrical Characteristics of Logic Gates

EE 210 Lab Assignment #2: Intro to PSPICE

Transcription:

TUTORIAL 1 V1.1 Update on Sept 17, 2003 ECE 755 Part 1: Design Architect IC DA-IC provides a design environment comprising tools to create schematics, symbols and run simulations. The schematic editor in DA-IC is same as Design Architect with minor changes in the user interface. For those who are familiar with Design-Architect, this tutorial will be a simple walk through. Two types of simulators are associated with DA-IC. Quicksim, which is a functional simulator Eldo, which is a SPICE simulator This tutorial will take you through the various steps involved in the creation of a schematic. The steps are explained in context of a simple inverter and then later with two inverters cascaded to show hierarchy. The next part of the tutorial will deal with the Quicksim and Eldo simulators. 1) To invoke the DA-IC, type adk_daic at the prompt. Just da_ic would also work but adk_daic includes the adk libraries for standard cells. 2) To open a schematic sheet in DA-IC click on schematic in the session palette menu under "open". In the dialog box that appears enter the schematic name, $PROJ_PARTS_<username>/<schematic name>. $PROJ_PARTS_<username> points to ~/mgc directory. This will open an editor sheet. 3) In order to place transistor select library in the schematic edit palette menu. Click on pmos under "transistors" in the ic_library palette menu and place the p-fet on the sheet. Similarly select nmos for a n-fet. The schematic will now appear as in Figure 1.

Figure 1 4) Power and ground can be obtained by selecting VDD, GND respectively from ic_library palette menu under "general". 5) Connections can be given using wires by selecting wire from schematic_edit palette menu under Add". 6) Input and output ports can be obtained by selecting In and Out respectively from the ic_library under "general". The default name given to ports is NET. To change names, place the cursor (mouse arrow) on the name NET and press SHIFT+F7. A small window will open at the bottom of the screen where the name of the port can be changed. An alternative way is to select the port (place the cursor on it and press F1) and choose change values from the pop-up menu (right click). Enter the name in the new value text box. 7) The final schematic will look as in Figure 2.

Figure 2 8) Before simulating the design you need to execute the design check to check the sheet for errors. In order check the design and save select check and save in the schematic_edit palette menu. To check without saving select File->check schematic from the pull-down menu. 9) Naming instances is particularly useful in identifying transistors while analysing the simulation log file in accusim or Eldo. You can name a transistor by selecting the transistor (click on it) and then selecting Instance->auto/manual under "name" in the schematic_edit palette menu. Note: In-order to use the standard cells present in the adk library, select standard cells from the ic_library palette menu. You can find basic logic gates, latches etc under "SDL parts" in the cell library palette menu. 10) As a next step will make a design with two inverters in series. To do this we need to make a symbol of this design and then complete the next level in a new sheet. 11) To create a symbol select Miscellaneous->generate symbol from the pull-down menu. The generate symbol dialog box will appear. Clicking ok in this box will create a box shaped symbol with the default dimensions. In order to choose other shapes click on choose shape in the generate symbol dialog box.

12) Once the symbol is generated check and save the symbol is the same manner as checking the design. 13) You can also edit the symbols for custom shapes and sizes. To edit a symbol you need to open it by selecting symbol under "open" in the schematic_edit palette menu. 14) Once the symbol is opened you can use the various shapes listed under "add" in the symbol_draw palette menu. 15) Now open a new sheet to draw the high level schematic with two inverters in series. 16) In order to place a symbol on the sheet select Schematic_edit -> Add -> Instance from schematic_edit menu on the right. Choose the required symbol from the pop-up window that appears on the screen. 19) Place two inverters and connect them as shown in Figure 3. Finally check the design for errors. Figure 3 20) Viewpoints can be created in DA-IC by switching to the simulation mode. It is not required to simulate the design, just entering the simulation mode would do. To do this select Simulation -> TSMC 0.35 from the schematic_edit palette menu. 21) In the simulation setup configuration dialog box that will popup, select TSMC035 in the list name viewpoint type. Make tsmc035a is entered in the viewpoint name text box. Click ok. This will create all the required viewpoints and will take you into the simulation mode. For now exit out of the simulation mode by selecting End Sim from the schematic_sim_palette menu. Adding buses 22) To draw a bus select Bus/Bundle under "Add" in the schematic_edit menu and draw the bus on the sheet. 23) Give the bus a name by selecting net under "Name" in the schematic_edit menu. The name of the net should be of the form bus(15:0). The numbers represent the bits in the bus. 24) Now add wires to connect the components to the bus as shown in Figure 6. Once you make a wire connection to the bus, the bus ripper will appear and you will prompted to

enter the bit number for the net. Figure 6

Part 2: Quicksim - II Quicksim II is a functional simulator which allows you to simulate the switching characteristics of a circuit. It does not model the electrical characteristics of the circuit. You need to use accusim or eldo to observe a more accurate behavior. In this tutorial we shall simulate the design created in DA-IC part I tutorial in the unit delay and nominal delay mode. Unit delay mode is used to debug fundamental design functionality. When you run the simulator in this mode all output pins and IO pins are assigned a delay of one timestep (by default 1 timestep = 0.1ns) and the input pins are assigned a delay of 0ns. In this delay mode no technology files are used. Nominal delay simulation is carried out in the full timing mode of the simulator. This mode simulates the effects of timing on the design logic. It uses the delay equations specified in the technology file. For nominal delay simulations we use the typ values from the file. Unit delay simulation 1) Invoke the simualtor by typing quicksim <design name>/tsmc035 from the prompt. tsmc035 is the is the viewpoint created by DA-IC for quicksim. 2) Open the design by selecting open sheet from the setup palette menu. 3) Now select the inputs and outputs and click on the trace button in the setup palette menu. 4) convenient way to force inputs in Quicksim is to write a force file. A sample force file (filename.force) for to test this logic circuit is shown below. delete traces IN OUT add traces IN OUT force IN 0 0 force IN 1 20 force IN 0 40 run 50 5) Now simulate the circuit by choosing Setup->Force->From File from the pull-down menu and then select your force file. The trace window will look like the one in Figure 1. You can add a cursor by typing add cu.

Figure 1 Note: You can force a clock input using the following statements. set clock period 60 force A 0 0 -repeat force A 1 30 -repeat The first line sets the clock period and the third line specifies the duty cycle. 6) In order to reset the simulation, choose Run->reset->State. Unselect "Save results waveform DB". 7) Sometimes when you change the force file and then resimulate you will find that that the circuit is still simulated with the old values. In that case you need to delete the force by choosing Setup->delete forces->all signals. Nominal delay simulation 8) Choose Setup->kernel->analysis and then select delay in the dialog box that appears. 9) Next select Edit->Select->All->Instance. This will highlight the instances in your schematic. For this to work your active window should be the schematic window. 10) Select Setup->kernel->change->timing mode. In the dialog box that appears select change->typ (in the full delays line). 11) Simulate the circuit from the force file as before.

Part 3: ELDO ELDO is spice based simulator that performs electrical simulations. Various analysis viz, DC analysis, transient analysis, DCOP, noise analysis can be performed. In this tutorial we will deal with DC and transient analysis of an inverter. DC analysis: DC analysis determines the operating point of a circuit with all capacitors open and all inductors shorted. In this mode we can sweep an input over a voltage range and measure the response. Transient analysis: In this mode the output of the circuit is calculated as a function of time. 1) Enter into the simulation mode in adk_daic as described in the part - 1 2) A node 0 needs to be defined as ground for your circuit. A default name "ground" is assigned, but this is not used in the adk symbols. In ADK or SDL symbols ground is represented using GND. To define this choose setup -> simulation -> setup netlister from the pull down menu. In this dialog box specify ground as GND. 3) You need to setup the type of analysis you will be performing. Let us first perform a DC analysis. Select Analysis under "Setup Sim" section of the simulation palettes menu. 4) In this dialog box you need to select DC. Now choose setup against the DC checkbox. This will pop up the Setup DC analysis dialog box. In this we specify the voltage source to be swept, voltage ranges and the step. 5) Enter v2 in the voltage source text box and the voltage range as 0 to 5 V as shown in Figure 1. Let the step be 0.2. We will see what v2 means later.

Figure 1 6) Now you need to setup the probes that specify the nodes for which the output data needs to be recorded. Select probes under "Setup results" in the simulation palette menu. In the set probes dialog box choose DC under analysis type. 7) A model file in the SPICE format needs to be specified so the simulator knows where the MOSFET and other models reside. This can be done by selecting Library under "setup other" section in the simulation palettes menu. Path to be entered: /usr/apps/eda/adk.2.0/technology/ic 7a) A file containing the process parameters also needs to be included. This can be done by selecting Include under setup other section in the simulation palettes menu. File to be entered: $MGC_HEP/technology/ic/tsmc035/tsmc035.mod 8) Write the netlist file by selecting write under "netlist" section in the simulation palettes menu. This command will create two files, a.spi and a.cir file. The.spi file is the netlist file you will have to edit. 9) To edit the.spi file select edit under "netlist" section in the simulation palettes menu. The.spi file will open in the notepad as shown in Figure 2.

Figure 2 10) In this file comments are denoted by '*'. You will have to add the list of input sources before.end. Add the following v1 VDD 0 5 v2 IN 0 5 Here v1 and v2 are the names we assign to the voltage sources (choose any name you want). IN is the input port to the inverter in this case. 0 5 means the voltage source is 5V with respect to ground. It is this v2 we entered in step 5. 11) Each time you write the netlist file you will have to edit the file to add the voltage sources. A better option is to include a file with voltage sources specified in it. Use the.include statement as shown in Figure 3. Here sources is the file that contains the statements mentioned in step 10.

Figure 3 12) Select run under the "simulation" section in the simulation palletes menu. This will run the simulation. An x-term will pop up while running the simulation. Any errors in the.spi file will be mentioned in the here. The errors can be seen by selecting view log under "simulation" section in the simulation palettes menu. 13) To view the results select view->invoke viewer under results section in the simulation palettes menu. This will start Design Architect-IC view. Now select the signals that you want to view and choose chart->selected from the pop-up menu (right click). This will chart the results as shown in Figure 4

Figure 4 Transient Analysis 14) For performing transient analysis perform step2. In step 3 choose Transient and click on setup against the transient dialog box. In the setup transient analysis dialog box enter the stop time for the simulation. We enter 10ms as shown as in Figure 5. 'm' indicates milliseconds. Enter 'u' for microseconds and 'n' for nanoseconds. When no units are mentioned the default is seconds. Figure 5 15) Choose transient in the set probes dialog box.

16) Perform step 7 and write netlist file. The main change is to be made while editing the netlist file for specifying the voltage sources. There are various kinds of sources you can specify viz, DC, pulse, Sin, Exp, PWL (piece-wise linear) etc. 17) To specify a DC source enter the following line v2 IN 0 5 To specify a pulse enter the following line: v2 IN 0 pulse(0 5 0 1n 1n 500u 1m) This is of the form pulse(initial value Pulsed value Delay time Rise time Fall time Duty cycle Time period) To specify a sinusoid input enter the following: v2 IN 0 sin(1.8 0.1 1 0 0) This is of the form sin(offset Magnitude Frequency Time Delay Damping Factor) To specify a PWL input enter the following: v2 IN 0 pwl(0 0 1m 2 2m 3 5m 1) This is of the form pwl(time value...) 18) Now run the simulation and view results as in the DC analysis case. Sample waveform for a pulse input is shown in Figure 6. Figure 6