SpaceWire devices developed in JAXA s SpaceWire R&D activities in the last 3 years (and coming several years).

Similar documents
Design guideline and software tools for deterministic SpaceWire network using SpaceWire-D

SPACEWIRE DRIVEN ARCHITECTURE FOR THE ASTRO-H SATELLITE

SpaceWire Technologies deliver multi-gigabit data rates for on-board Spacecraft. SpaceTech Expo Gregor Cranston Business Development Manager

Spacewire related activities in JAXA & science community ~Summary~

Recent ASIC Developments by NEC

SpaceWire Protocol Analyzer on Space Cube

SpaceFibre Flight Software Workshop 2015

for On-Board Communications Project Status Noordwijk, Netherlands

SpaceFibre IP Core, Alpha Test Programme, and Planned SpaceFibre Contracts

SpaceWire 101 Seminar MAPLD 2006 SpaceWire origins and purpose From IEEE 1355 to ECSS-E-50-12A

Guaranteeing real-time property of SpW network based on SpW-D

Internetworking Over SpaceWire: A Link-Layer Layer Broadcast Service for Network Stack Support

System Approach for a SpaceWire Network Template reference : C-EN

SpaceNet - SpaceWire-RT. Initial Protocol Definition

Remote Memory Access in Embedded Networked Systems

LEVERAGING SERIAL DIGITAL INTERFACES STANDARDIZATION: THE RASTA REFERENCE ARCHITECTURE FACILITY AT ESA

SpaceWire-RT Project and Baseline Concepts

Remote Memory Access in Embedded Networked Systems

The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation

SWIFU: SPACEWIRE INTERFACE UNIT FOR VERSATILE SENSOR

SpaceWire Remote Memory Access Protocol

MOST (Modelling of SpaceWire Traffic): MTG-I simulation presentation

Implimentation of SpaceWire Standard in SpaceWire CODEC using VHDL

Towards SpaceWire Plug-And-Play ECSS Standard

A Reference Architecture for Payload Reusable Software (RAPRS)

SpaceWire ECSS-E50-12A International SpaceWire Seminar (ISWS 2003)

CCSDS Unsegmented Code Transfer Protocol (CUCTP)

SpaceNet - SpaceWire-T. Initial Protocol Definition

SpaceWire-RT. SpaceWire-RT Status SpaceWire-RT IP Core ASIC Feasibility SpaceWire-RT Copper Line Transceivers

Network on Chip round table European Space Agency, ESTEC Noordwijk / The Netherlands 17 th and 18 th of September 2009

SpaceWire Router ASIC

Space Cube 2 an Onboard Computer based on Space Cube Architecture

TopNet implementation: SpW IP Tunnel and Protocol Analyser

Communication Networks - 3 general areas: data communications, networking, protocols

The SpaceWire Transport Protocol. Stuart Mills, Steve Parkes University of Dundee. International SpaceWire Seminar 5 th November 2003

SpaceWire-RT Update. EU FP7 Project Russian and European Partners. SUAI, SubMicron, ELVEES University of Dundee, Astrium GmbH

The SOIS Plug-and-Play Architecture and Its Proposed Mapping onto SpaceWire

Modeling Of Spacewire Traffic. - ESA study Contract No /10/NL/LvH. Executive Summary & Final Report

Introduction to Computer Networks INTRODUCTION TO COMPUTER NETWORKS

SPACEFIBRE. Session: SpaceWire Standardisation. Long Paper.

MARC Mini-Project and SpaceWire-RT

New Tools for Spacecraft Simulator Development

DESIGN OF SPACE DATA LINK SUBLAYEROF TELECOMMAND DECODER USING CCSDS PROTOCOL

Off the Shelf Wireless Bridges Interfacing to SpaceWire: Possibilities, Practicalities and Opportunities

VCOM: CONTROLLING A REMOTE RS232 INTERFACE OVER SPACEWIRE

High Speed Optical Interconnect

SpaceFibre Port IP Core

Proposed SOIS Plug-and-Play Architecture and Resulting Requirements on SpaceWire Mapping

CCSDS Mission Operations Services are Getting Real!

Analysis of the Transport Protocol Requirements for the SpaceWire On-board Networks of Spacecrafts

WELL CONNECTED. The SpaceWire on-board data-handling network

SpaceWire-RT/SpaceFibre simulation models: implementation and application

ATMEL SPACEWIRE PRODUCTS FAMILY

SoCWire: a SpaceWire inspired fault tolerant Network on Chip approach for reconfigurable System-on-Chip in Space applications

Improvements to the Distributed Interrupts Scheme

Standardisation of PF/PL interfaces TAS point of view

Telemetry Processing and Display Ground System

Components of a MicroTCA System

4-3 Telemetry and Command Processing System for Experiments

High Accuracy Time Synchronization over SpaceWire Networks

ENHANCED DYNAMIC RECONFIGURABLE PROCESSING MODULE FOR FUTURE SPACE APPLICATIONS

HIGH PERFORMANCE ELECTRONICS FOR THE NEW SPACE AGE

Goddard Mission Services Evolution Center. GSAW Demo

GOES-R SpaceWire Implementation

Infiniband Fast Interconnect

TAS RTU PRODUCTS. ADCSS 2015 Noordwijk. Thales Alenia Space 23/10/2015. Ref.: DOC-TAS-EN-001

CCSDS Spacecraft Onboard Interface Services

Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT

Chapter 6 Connecting Device

SpaceWire 101. Webex Seminar. February 15th, 2006

Space Mission Communications Security

Scheduling Mechanisms for SpaceWire Networks

MicroTCA / AMC Solutions for Real-Time Data Acquisition

ECSS E-70-41: Telemetry & Telecommand Packet Utilisation Mario Merri European Space Agency

SpaceFibre Specification Draft F3

Networking for Data Acquisition Systems. Fabrice Le Goff - 14/02/ ISOTDAQ

SpaceWire Backplane Application Requirements

Monitoring a spacecraft from your smartphone using MQTT with Joram

Second revision of STP-ISS Transport. Protocol for Spacecraft On-board Networks

MTCA.4 TUTORIAL BASICS INTRODUCTION IN XTCA

SpaceWire-R DRAFT. SCDHA Issue September 2013

OPTIONS FOR NEXT GENERATION DIGITAL ACQUISITION SYSTEMS

CCSDS Mission Operations Services

Nanosatellite Communication Constellation Testbed for Autonomous Scheduling Algorithms to Enable Mission Performance Analysis and Demonstration

Link-Layer Layer Broadcast Protocol for SpaceWire

White Paper Broadband Multimedia Servers for IPTV Design options with ATCA

ESA ADCSS Deterministic Ethernet in Space Avionics

The Main Concepts of the European Ground Systems Common Core (EGS-CC)

GR712RC A MULTI-PROCESSOR DEVICE WITH SPACEWIRE INTERFACES

Characterizing the Performance of SpaceWire on a LEON3FT. Ken Koontz, Andrew Harris, David Edell

Scalable Sensor Data Processor: Testing and Validation

TABLE OF CONTENTS 1. AUTOMATIC CONFIGURATION OF SPACEWIRE

NASA/AFSCN/NOAA/Lockheed Martin Ground Network and Space Network Interoperability Plans

IRIG-106 PCM IMPLEMENTATION UTILIZING CONSULTATIVE COMMITTEE FOR SPACE DATA SYSTEMS (CCSDS)

Systems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded

LAN Overview (part 2) Interconnecting LANs - Hubs

ESA IPs & SoCs developments

Developing and Testing Networked Avionics Systems and Devices By Troy Troshynski, Avionics Interface Technologies

QuickSpecs. Models. HP NC380T PCI Express Dual Port Multifunction Gigabit Server Adapter. Overview

RAD750 TM SPACEWIRE-ENABLED FLIGHT COMPUTER FOR LUNAR RECONNAISSANCE ORBITER

Transcription:

JAXA Status Report Part 2 SpaceWire devices developed in JAXA s SpaceWire R&D activities in the last 3 years (and coming several years). Takayuki Yuasa, Tadayuki Takahashi JAXA Masaharu Nomachi Osaka University 20th SpaceWire Working Group meeting at ESTEC Japan Aerospace Exploration Agency Institute of Space and Astronautical Science

Background - How to develop SpaceWire components for ASTRO-H Developments of mission instruments SpaceWire was defined as the only data interface between subsystems and the SC bus. Multiple institutes(nasa, ESA, SRON, CSA), industries (NEC, MHI, SHI), and universities (>24). ASTRO-H Onboard Component map Laser metrology system X-ray micro-calorimeter system, X-ray mirrors 4 X-ray instruments, Spacecraft Bus Filter wheel system, HVPS What was necessary: 1. Standardized SpaceWire device that can be used to develop and test one s onboard component. SpaceWire-to-GigabitEther (JAXA/Shimafuji) SpaceCube Mk2 (NEC/Shimafuji Electric) 2. Test environment for large-scale SpaceWire network. SpaceWire microtca Backplane and modules (MHI/UoO/JAXA) 3. Verification scheme SpaceWire I/F layer, RMAP layer, and Telemetry/Command service layer. Portable end-to-end test system that can be connected to the real SC operation software. Development of SpaceWire devices mainly for ground testing in the reliable SpaceWire network project Nov 2010 - Mar 2013.

1. Generic SpaceWire I/F : SpaceWire-to-GigabitEther Overview SpaceWire packet/timecode transfer via TCP/IP. No driver software is necessary. 4 external SpaceWire ports. Available from Shimafuji. Performance Max 200 MHz SpaceWire link frequency. TCP/IP at max 650 Mbps. Applications GSE software running on ordinary PC. Embedded OS programing is not required. High throughput data read out of mission instruments. User App (e.g. GSE software) SpaceWire RMAP Library GbE (LAN) SpW Onboard Components e.g. Mission Instruments

1. SpaceWire-to-GigabitEther details Item Description Remarks Interfaces Router SpaceWire x 4 GigabitEthernet x 1 1 Internal SpaceWire Router with 9 ports Max 200 MHz SpaceWire link frequencies. TCP Sockets 2 server sockets on TCP 10030 and 10031 IP Address 192.168.1.100 (default) Modifiable via web browser Supported Systems Linux/Mac/PC Packet Transfer Packets with EOP/EEP/no-EOP can be transferred Others with GbE could be used. TimeCode Software Size and weight Supports both emission and reception on PC SpaceWire RMAP GUI or User-dependent Applications SpaceWire RMAP Library is provided for C++ development.

1. SpaceWire-to-GigabitEther example usages Mission instrument development Used in more than 20 universities/institutes. GSE software development in C++ by scientists and engineers in universities and companies. RMAP API available in the open-source SpaceWire RMAP Library. High speed readout for instrument calibration/test purposes. (Max 650Mbps from 4 external SpaceWire links) Hard X-ray Imager X-ray CCD Imager

2.1 Test environment for large-scale SpaceWire network Simplification of development and test Test of onboard SpaceWire network of a large satellite can involve more than 20-30 subsystems. Construction of test environment (placement, cabling, etc) can be problematic. Test bed that allows rapid integration can reduce man-hour needed for tests. Requirements Crate (or subrack) that collects multiple SpaceWire modules, i.e. processor and FPGA boards. Rugged mechanical support. Good power supply and grounding. Good cooling. Commercial availability (reduced test cost). 100 Ω transmission line for SpaceWire.

2.1 Test environment for large-scale SpaceWire network Simplification of development and test Test of onboard SpaceWire network of a large satellite can involve more than 20-30 subsystems. Construction of test environment (placement, cabling, etc) can be problematic. Test bed that allows rapid integration can reduce man-hour needed for tests. Requirements Crate (or subrack) that collects multiple SpaceWire modules, i.e. processor and FPGA boards. Rugged mechanical support. Good power supply and grounding. Good cooling. Commercial availability (reduced test cost). 100 Ω transmission line for SpaceWire. We selected +.

2.2 Example of commercial 12-slot microtca backplane Collects 12 AMC modules in a normal microtca crate. Router in a crate-controller module (or MicroTCA Carrier Hub; MCH) interconnects 24 links on the backplane. 12 AMC Slots MCH + Router MCH + Router MCH+Router MCH+Router AMC Slot 1 2 3 4 5 6 7 8 9 10 11 12

2.4 For smaller systems - Customized 6-AMC-slot crate We have developed a modified utca-like backplane for smaller systems. SpaceWire links to redundant-mch are flipped to non-redundant-mch. i.e. 1 MCH+Router handles at most 24 SpaceWire links from 6 AMC modules. Affordable for small experiments, university groups. The same AMC modules can be used with modified routing configuration in the router. MCH +Router 6 AMC Slots AMC Slot 1 2 3 4 5 6 MCH+Router

2.5 Available SpaceWire AMC modules For SpaceWire network integration test of JAXA s ASTRO-H satellite, Mitsubishi Heavy Industry, Japan, developed CPU board and General-purpose FPGA board based on the SpaceWire AMC concept. AMC SpaceWire CPU Board AMC SpaceWire FPGA Board Generic SpaceWire I/F Board, SpaceWire-to-GigabitEther, and 28-port Router modules are available from Shimafuji Electric (support from Japan Space Systems/MEXT). 28-port SpaceWire Router + Shelf Controller Generic SpaceWire FPGA Module

2.6 Example usage in ASTRO-H SpaceWire Network Test (2011) 5 micro-tca shelves with 10 processor modules and 10 FPGA modules, simulating mission instrument electronics. Thanks to the backplane, we could reduce cables, and therefore complexities in constructing a test setup. 1 shelf => 1 mission instrument. Interface between SC (SMU + DR) and mission instrument electronics was confirmed. Optimum value for router timeout duration was recognized (~2ms for A-H).

2.7 SpaceWire Traffic Generator - an application of SpW backplane Overview A SpaceWire utca Backplane-based SpaceWire packet generator. Sends packets according to a given scenario. Records received packets. Traffic injection to a large network. See Yuasa et al. in SpaceWire Conference 2013. Scalable SpaceWire port number A SpaceWire Traffic Generator module has 4 output SpaceWire ports. 6-slot shelf => Maximum number of output SpaceWire ports of 24. 12-slot shelf => 48 Shimafuji Electric/JAXA

28-Port Router Backplane Up to 24 SpW links SpW Traffic Generator module UUT Traffic Generator module

Traffic Generator Control software (Shimafuji)

3.1 Verification scheme Purposes To reduce risks of system-level electrical interface test by front-loading end-toend Telemetry/Command tests at subsystem level. Standard verification scheme was defined for ASTRO-H. This was possible because SpaceWire is the only data interface (no RS422, no MIL-1553B, nor dedicated interface between SC and subsystems). 3 steps of subsystem-level verification Step1 SpaceWire I/F layer test SpaceWire Conformance Tester (STAR-Dundee) SpW Conformance Tester (STAR-Dundee) Step2 Step3 RMAP I/F layer test RMAP Tester (STAR-Dundee) + Test cases for ASTRO-H Standard RMAP Memory Map Telemetry/Command I/F SMU Simulator Light (NEC) + Satellite Operation Software (JAXA/NEC) SMU Sim Light (NEC) System-level I&T in Japan

3.2 Satellite Management Unit (SMU) Simulator (NEC/JAXA) Overview Implements SMU s Telemetry/Command services on the SpaceCube Mk2 computer. Interfaces the real satellite operation software (GSTOS). Test scenarios/scripts are directly transferred to FM tests and post-launch operations. The simulator was distributed to each company/university. Helped to find interface problems of subsystems well before the system I&T. SMU Simulator Light Ethernet SpaceWire Unit Under Test Control PC CCSDS Command packets to UUT Ethernet SpaceCube Mk2 (SpW I/F device) CCSDS Telemetry packets (HK/Mission Data) Test operator Satellite Operation Software system Telemetry Display Software Commanding Software

3.3 Services implemented in the SMU Simulator Communication services Command write. --- Single RMAP Write HK collection. --- Single RMAP Read Request polling and response. --- Polling, then single RMAP Read Mission data collection. --- Polling, then multiple RMAP Read Test procedure Basic communication test of each services. Check all defined commands work as expected. Check behavior against failure cases. Scripted test of command sequence that will be used in the flight operation. Telemetry monitoring while commands are sent. SMU Simulator Light Spacewire-to- GigabitEther Mission electronics in microtca Control PC Commanding Software Telemetry Display Software

3.3 STEP3 tests in various places (with various SpaceWire/RMAP IP cores) Test records Component Place X-ray instruments Japan (MHI/Univ.) MHI 2011- Cooler driver Japan (SHI) NEC 2011- ADR cooler driver NASA/GSFC NASA Nov. 2011, Jun. 2012 Filter wheel system Swiss ESA Sep. 2011, Mar. 2012 ESA Jul. 2011, May-Jun. 2013 Laser metrology system Canada IP Core type Not only in ASTRO-H, the same SMU Simulator has been used in other JAXA missions such as SPRINT-A space observatory (2013) and HAYABUSA-2 sample return mission (2014). Lessons learned Define assumed failure cases clearly/precisely in the design rule document to get coherent response to failures (e.g. response to non-rmap Protocol ID; incorrect RMAP IP core usage could block further packet reception). Portable test environment made oversea tests easy. In the on-site tests, verification of maker s own GSE were also possible based on devices from other suppliers. Single data interface design in both of SC bus and mission seems very effective to reduce cost of tests and interface adjustment. (TC over SpaceWire is promising)

3.3 STEP3 tests in various places (with various SpaceWire/RMAP IP cores) Test records Component Place X-ray instruments Japan (MHI/Univ.) MHI 2011- Cooler driver Japan (SHI) NEC 2011- ADR cooler driver NASA/GSFC NASA Nov. 2011, Jun. 2012 Filter wheel system Swiss ESA Sep. 2011, Mar. 2012 ESA Jul. 2011, May-Jun. 2013 Laser metrology system Canada IP Core type Not only in ASTRO-H, the same SMU Simulator has been used in other JAXA missions such as SPRINT-A space observatory (2013) and HAYABUSA-2 sample return mission (2014). Lessons learned Define assumed failure cases clearly/precisely in the design rule document to get coherent response to failures (e.g. response to non-rmap Protocol ID; incorrect RMAP IP core usage could block further packet reception). Portable test environment made oversea tests easy. In the on-site tests, verification of maker s own GSE were also possible based on devices from other suppliers. Single data interface design in both of SC bus and mission seems very effective to reduce cost of tests and interface adjustment. (TC over SpaceWire is promising)

4. On-going and near future activities New R&D activities from Q2 2013 SpaceFibre codec IP developments. Non-blocking SpaceWire Router based on framing/segmentation. Activities done by Japan SpaceWire Users Group members SpaceFibre developments (NEC/NTSpace, MELCO) SpaceWire Middleware porting to Leon CPU. (Nagoya U./Shimafuji Electric/MHI) 24-port Packet Recorder (Shimafuji Electric) Lightweight SpaceWire cable (ITTCanon/Junkosha)

Summary Driven by ASTRO-H, JAXA, together with NEC, Shimafuji Electric, and other companies, has been developing SpaceWire devices for ground testing of satellite components. Resulting products are heavily used in on-going projects. Some of the products will be internationally available. New R&D on SpaceFibre and non-blocking SpaceWire router will start shortly. Other players in Japan also actively studying/developing SpaceWire-related components/software. Thank you very much for your attention. Welcome comments/requests/advices on JAXA SpaceWire R&D activities.

Consideration on non-blocking SpaceWire Router Requirements When applying SpaceWire to the spacecraft bus, determinism, timeliness, reliability are strongly required (as has been discusses repeatedly). SpaceWire-D will be a baseline for deterministic design. QoS of a network should be guaranteed even when a node fails. SpaceWire Router developed based on the current standard can block packets when a destination port is occupied by earlier packet (worm-hole routing). Bubbling-idiot node can block important routers. Links connecting two routers can be a bottle neck in terms of blocking. Solution for the blocking should have minimum impact on existing end nodes. Background SpaceFibre has a virtual channel capability, and this could be reimported to SpaceWire Router. SpaceWire Router Simple worm-hole routing SpaceWire Router Non-blocking router based on segmentation Non-blocking SpaceWire Router Non-blocking SpaceWire Router Blue is blocked until destination port becomes free. Blue packet will be blocked until Green packet is completely transferred through the router. Packets are chopped into segments among the routers, and latency caused by blocking can be reduced.

Tentative structure of non-blocking router - Based on Framing, Retry, and Multi-lane layers of SpaceWire. (see previous WG discussions) - May require additional configuration to open virtual channel between router ports. - Prototype implementation from Q2-3 2013. Non-blocking SpaceWire Router Non-blocking SpaceWire Router SpaceWire packet SpaceWire packet SpaceFibre layer structure User Application Buffer Framing Retry Lane Control SpaceWire port Inside router Segmented SpaceWire packets Virtual Channel Broadcast Framing Retry Multi-lane Lane Interface Encoding Serialization Physical Layer