Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

Similar documents
Combinational Logic Circuits

Digital Logic Design (3)

DKT 122/3 DIGITAL SYSTEM 1

Simplification of Boolean Functions

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

A B AB CD Objectives:

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Specifying logic functions

Combinational Logic Circuits Part III -Theoretical Foundations

Module -7. Karnaugh Maps

Gate Level Minimization Map Method

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

A graphical method of simplifying logic

4 KARNAUGH MAP MINIMIZATION

Experiment 4 Boolean Functions Implementation

EEE130 Digital Electronics I Lecture #4_1

IT 201 Digital System Design Module II Notes

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Combinational Circuits Digital Logic (Materials taken primarily from:

To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.

Chapter 2 Combinational Logic Circuits

Chapter 6. Logic Design Optimization Chapter 6

Chapter 2. Boolean Expressions:

Unit-IV Boolean Algebra

Chapter 2 Combinational

Experiment 3: Logic Simplification

ELCT201: DIGITAL LOGIC DESIGN

Summary. Boolean Addition

ENGIN 112 Intro to Electrical and Computer Engineering

SEE1223: Digital Electronics

Ch. 5 : Boolean Algebra &

Digital Logic Lecture 7 Gate Level Minimization

Simplification of Boolean Functions

ELCT201: DIGITAL LOGIC DESIGN

Switching Circuits & Logic Design

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Digital Logic Design (CEN-120) (3+1)

Chapter 3. Gate-Level Minimization. Outlines

2.6 BOOLEAN FUNCTIONS

Chapter 2 Combinational Logic Circuits

QUESTION BANK FOR TEST

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

CprE 281: Digital Logic

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

ENGIN 112. Intro to Electrical and Computer Engineering

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

CS470: Computer Architecture. AMD Quad Core

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Gate Level Minimization

University of Technology

MODULE 5 - COMBINATIONAL LOGIC

X Y Z F=X+Y+Z

(Refer Slide Time 6:48)

SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY,DHENKANAL LECTURE NOTES ON DIGITAL ELECTRONICS CIRCUIT(SUBJECT CODE:PCEC4202)


Gate-Level Minimization

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Boolean Analysis of Logic Circuits

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Lecture 5. Chapter 2: Sections 4-7

Announcements. Chapter 2 - Part 1 1

UNIT II. Circuit minimization

Chapter 3 Simplification of Boolean functions

Chapter 2: Combinational Systems

CS8803: Advanced Digital Design for Embedded Hardware

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

Chapter 3. Boolean Algebra and Digital Logic

Combinational Logic Circuits

ENGIN 112 Intro to Electrical and Computer Engineering

CMPE223/CMSE222 Digital Logic

Digital Circuits ECS 371

Gate-Level Minimization

Date Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

ECE380 Digital Logic

Chapter 2 Boolean algebra and Logic Gates

Combinational Logic & Circuits

Combinational Digital Design. Laboratory Manual. Experiment #3. Boolean Algebra Continued

Gate-Level Minimization

Lecture 4: Implementation AND, OR, NOT Gates and Complement

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

(Refer Slide Time 3:31)

Computer Science. Unit-4: Introduction to Boolean Algebra

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

Digital Techniques. Lecture 1. 1 st Class

Introduction. The Quine-McCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick

SWITCHING THEORY AND LOGIC CIRCUITS

Homework. Update on website issue Reading: Chapter 7 Homework: All exercises at end of Chapter 7 Due 9/26

Definitions. 03 Logic networks Boolean algebra. Boolean set: B 0,

ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS

Boolean Function Simplification

Digital logic fundamentals. Question Bank. Unit I

Read-only memory Implementing logic with ROM Programmable logic devices Implementing logic with PLDs Static hazards

Presentation 4: Programmable Combinational Devices

Transcription:

Points Addressed in this Lecture Lecture 4: Logic Simplication & Karnaugh Map Professor Peter Cheung Department of EEE, Imperial College London Standard form of Boolean Expressions Sum-of-Products (SOP), Product-of-Sums (POS) Canonical form Boolean simplification with Boolean Algebra Boolean simplification using Karnaugh Maps Don t cares (Floyd 4.5-4.) (Tocci 4.-4.5) 4. Forms of Boolean Expressions Sum-of-products form (SOP) first the product (AND) terms are formed then these are summed (OR) eg: ABC + DEF + GHI Product-of-sum form (POS) first the sum (OR) terms are formed then the products are taken (AND) eg: (A+B+C) (D+E+F) (G+H+I) It is possible to convert between these two forms using Boolean algebra (DeMorgan s) Canonical Form Canonical form is not efficient but sometimes useful in analysis and design In an expression in canonical form, every variable appears in every term f(a,b,c, D) = ABCD + ABCD + ABCD note that the dot (meaning AND) is often omitted

An SOP expression can be forced into canonical form by ANDing the incomplete terms with terms of the form (X + X ) where X is the name of the missing variable eg: f ( A, B, C) = AB + BC = AB( C + C) + ( A + A) BC = ABC + ABC + ABC + ABC = ABC + ABC + ABC The product term in a canonical SOP expression is called a 'minterm' A Notation using Canonical Form Previous example: Construct the truth table for this function use a when the variable is complemented, otherwise f ( A, B, C) = ABC + ABC + ABC Row Number A B C f 2 3 4 5 6 7 f can be written as the sum of row numbers having TRUE minterms f = ( 367,, ) Simplifying Logic Circuits First obtain one expression for the circuit, then try to simplify. Example: Method : Minimization by Boolean Algebra Make use of relationships and theorems to simplify Boolean Expressions perform algebraic manipulation resulting in a complexity reduction this method relies on your algebraic skill 3 things to try Two methods for simplifying Algebraic method (use Boolean algebra theorems) Karnaugh mapping method (systematic, step-by-step approach) 4.7

a) Grouping Given write it as then apply Minimized form A + AB+ BC A( + B) + BC + B = A + BC b) Multiplication by redundant variables Multiplying by terms of the form A + A does not alter the logic Such multiplications by a variable missing from a term may enable minimization eg: AB + AC + BC = AB( C + C ) + AC + BC = ABC + ABC + AC + BC = BC( + A) + AC ( + B) = BC + AC c) Application of DeMorgan's Theorem Expressions containing several inversions stacked one upon the other may often by simplified by applying DeMorgan's Theorem. DeMorgan's Theorem "unwraps" the multiple inversion eg: ABC + ACD + BC = ( A + B + C ) + ( A + C + D) + BC = ( A+ B+ C + D) + BC = ( A+ B+ C + D) = ABCD Example of Logic Design Design a logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step Set up the truth table Step 2 Write the AND term for each case where the output is a. A B C x ABC ABC ABC ABC 4.2

Step 3 Write the SOP form the output Step 4 Simplify the output expression x = x = ABC + ABC + ABC + ABC ABC + ABC + ABC + ABC + ABC + ABC = BC ( A + A) + AC ( B + B) + AB( C + C) = BC + AC + AB Step 5 Implement the circuit 4.3 4.4 Minimization by Karnaugh Maps What is a Karnaugh map? 3 Variable Example: A\BC A grid of squares Each square represents one minterm eg: top-left represents A. B. C, bottom-right represents A. BC. The minterms are ordered according to Gray code only one variable changes between adjacent squares Squares on edges are considered adjacent to squares on opposite edges Karnaugh maps become clumsier to use with more than 4 variables 4 Variable example AB\CD??? The square marked? represents The square marked?? represents Note that they differ in only the C variable. A. B. C. D A. B. C. D

Filling out a Karnaugh Map Write the Boolean expression in SOP form For each product term, write a in all the squares which are included in the term, elsewhere canonical form: one square one term missing: two adjacent squares two terms missing: 4 adjacent squares Eg: X = A BC + A B C + AB C + ABC A\BC Minimization Technique Minimization is done by spotting patterns of 's and 's Simple theorems are then used to simplify the Boolean description of the patterns Pairs of adjacent 's remember that adjacent squares differ by only one variable hence the combination of 2 adjacent squares has the form P ( A + A ) this can be simplified (from before) to just P Take out previous example (Slide 2) A\BC X = ABC + ABC + ABC + Cover all the s with maximum grouping: A\BC ABC the adjacent squares A BC and A BC differ only in A hence they can be combined into just BC normally indicated by grouping the adjacent squares to be combined Adjacent Pairs The same idea extends to pairs of pairs The simplified Boolean equation is one that sums all the terms corresponding to each of the group: X = AC + BC + AB

More Examples of grouping More examples AB\CD AB\CD A B + C D BD + ABC 4.22 4.23 4.24

Complete Simplification Process. Construct the K map and place s and s in the squares according to the truth table. 2. Group the isolated s which are not adjacent to any other s. (single loops) 3. Group any pair which contains a adjacent to only one other. (double loops) 4. Group any octet even if it contains one or more s that have already been grouped. 5. Group any quad that contains one or more s that have not already been grouped, making sure to use the minimum number of groups. 6. Group any pairs necessary to include any s that have not yet been grouped, making sure to use the minimum number of groups. 7. Form the OR sum of all the terms generated by each group. 4.25 4.26 Don t Care Conditions In certain cases some of the minterms may never occur or it may not matter what happens if they do In such cases we fill in the Karnaugh map with and X meaning don't care When minimizing an X is like a "joker" X can be or - whatever helps best with the minimization Eg: A\BC X More Don t Care examples Don t care conditions should be changed to either or to produce K-map looping that yields the simplest expression. simplifies to B if X is assumed X = B 4.28

The Karnaugh Map with 5 variables OPEN = M F + M F3 + M F 2 4.29 4.3 K Map Method Summary Compared to the algebraic method, the K-map process is a more orderly process requiring fewer steps and always producing a minimum expression. The minimum expression in generally is NOT unique. For the circuits with large numbers of inputs (larger than four), other more complex techniques are used. Summary SOP and POS useful forms of Boolean equations Design of a comb. Logic circuit () construct its truth table, (2) convert it to a SOP, (3) simplify using Boolean algebra or K mapping, (4) implement K map: a graphical method for representing a circuit s truth table and generating a simplified expression Don t cares entries in K map can take on values of or. Therefore can be exploited to help simplification 4.3 4.32