Computer Organization

Similar documents
Standard Forms of Expression. Minterms and Maxterms

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

QUESTION BANK FOR TEST

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

1. Mark the correct statement(s)

Code No: R Set No. 1

Binary logic. Dr.Abu-Arqoub

Chapter 2 Boolean algebra and Logic Gates

Combinational Logic Circuits

Digital Logic Lecture 7 Gate Level Minimization

Code No: R Set No. 1

Code No: R Set No. 1

Experiment 3: Logic Simplification

Unit-IV Boolean Algebra

IT 201 Digital System Design Module II Notes

Code No: 07A3EC03 Set No. 1

Boolean algebra. June 17, Howard Huang 1

CMPE223/CMSE222 Digital Logic

Chapter 2 Combinational Logic Circuits

2008 The McGraw-Hill Companies, Inc. All rights reserved.

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

ECE380 Digital Logic

Gate Level Minimization Map Method

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Chapter 2: Combinational Systems

CS February 17

Chapter 3. Boolean Algebra and Digital Logic

LOGIC CIRCUITS. Kirti P_Didital Design 1

Menu. Algebraic Simplification - Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification

Module -7. Karnaugh Maps

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

2.6 BOOLEAN FUNCTIONS

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

2.1 Binary Logic and Gates

EE 8351 Digital Logic Circuits Ms.J.Jayaudhaya, ASP/EEE

DKT 122/3 DIGITAL SYSTEM 1

BOOLEAN ALGEBRA. 1. State & Verify Laws by using :

Chapter 3 Simplification of Boolean functions

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Computer Science. Unit-4: Introduction to Boolean Algebra

Lecture (05) Boolean Algebra and Logic Gates

Lecture 5. Chapter 2: Sections 4-7

Review: Standard forms of expressions

Hours / 100 Marks Seat No.

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

(ii) Simplify and implement the following SOP function using NOR gates:

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

Introduction to Boolean logic and Logical Gates

Boolean Algebra and Logic Gates

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

X Y Z F=X+Y+Z

END-TERM EXAMINATION

Simplification of Boolean Functions

Injntu.com Injntu.com Injntu.com R16

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CS8803: Advanced Digital Design for Embedded Hardware

Gate Level Minimization

Chapter 3. Gate-Level Minimization. Outlines

Experiment 4 Boolean Functions Implementation

Digital Logic Design. Outline

10EC33: DIGITAL ELECTRONICS QUESTION BANK

COMBINATIONAL LOGIC CIRCUITS

Switching Theory & Logic Design/Digital Logic Design Question Bank

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic Circuits


HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Chapter 2. Boolean Expressions:

EEE130 Digital Electronics I Lecture #4_1

Department of Electrical Engineering McGill University ECSE 221 Introduction to Computer Engineering Assignment 2 Combinational Logic

Lecture 4: Implementation AND, OR, NOT Gates and Complement

CS470: Computer Architecture. AMD Quad Core

Gate-Level Minimization

Boolean Logic CS.352.F12

Combinational Circuits Digital Logic (Materials taken primarily from:

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Digital logic fundamentals. Question Bank. Unit I

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Gate-Level Minimization

Objectives: 1- Bolean Algebra. Eng. Ayman Metwali

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Gate-Level Minimization

A B AB CD Objectives:

Specifying logic functions

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Review. EECS Components and Design Techniques for Digital Systems. Lec 05 Boolean Logic 9/4-04. Seq. Circuit Behavior. Outline.

Chapter 2 Combinational

Chapter 6. Logic Design Optimization Chapter 6

Boolean Algebra. BME208 Logic Circuits Yalçın İŞLER

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

SWITCHING THEORY AND LOGIC CIRCUITS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

Karnaugh Maps. Kiril Solovey. Tel-Aviv University, Israel. April 8, Kiril Solovey (TAU) Karnaugh Maps April 8, / 22

Transcription:

Computer Organization (Logic circuits design and minimization) KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science and Engineering MBM Engineering College, Jodhpur November 14, 2013 KR Chowdhary Logic ckts minimization 1/ 16

Instructions and Data Instructions and data are in binary (1, 0) format Binary Levels in logics: TTL (0-0.8) = logic 0, (2.0-5.0 v) = logic 1(true). Other are ECL, DTL, RTL, etc. How the CPU identifies a binary string as Data or Instructions? What is Minimum circuit to store a bit (0 / 1)? KR Chowdhary Logic ckts minimization 2/ 16

Single Memory Cell Flip-flop(Bipolar Transistor) as single memory cell. One transistor is always in saturation and other in cutoff. See figure Why? Figure: Single cell to store 1 or 0 KR Chowdhary Logic ckts minimization 3/ 16

Logic Gates basic gates and universal gates Z Truth table AND GATE X Z Y X Y Z ---------------- 0 0 0 0 1 0 1 0 0 1 1 1 ------------------ Z = X X TT not gate == == X Y truth Table OR GATE X Y Z ------------- 0 0 0 0 1 1 1 0 1 1 1 1 ------------- X Z ------- 0 1 1 0 --------- KR Chowdhary Logic ckts minimization 4/ 16

A TTL NAND gate Fan-In: The maximum number of gates which can be connected input to a gate. Fan-Out: The maximum number of gates which can be connected at the output of a gate. KR Chowdhary Logic ckts minimization 5/ 16

Simple Boolean Logic Circuits Building circuits from basic gates These are called Combinational Circuits (they have no memory element) Sequential circuits: O/P is function of current I/P and previous I/P. X Y Z W X Y X Y X.Y Z.W == Exclusive OR gate XY X Y XY +X Y X.Y+Z.W XY +X Y Half adder ckt Expressions: S=X Y+XY? C=XY? These circuits output is directly dependent on I/P? KR Chowdhary Logic ckts minimization 6/ 16

Standard forms of expressions We can write expressions in many ways, but some ways are more useful than others A sum of products (SOP) expression contains: - Only OR (sum) operations at the outermost level - Each term that is summed must be a product of literals f(x,y,z)=y +x yz +xz The advantage is that any sum of products expression can be implemented using a two-level circuit - literals and their complements at the 0th level - AND gates at the first level - a single OR gate at the second level f(x, Y, Z) Y X YZ X Z KR Chowdhary Logic ckts minimization 7/ 16

Minterms A minterm is a special product of literals, in which each input variable appears exactly once. A function with n variables has 2 n minterms (since each variable can appear complemented or not) A three-variable function, such as f(x,y,z), has 2 3 =8 minterms x y z,x y z,x yz,x yz,xy z,xy z,xyz,xyz (m 0,m 1,m 2,m 3,m 4,m 5,m 6,m 7 in short) KR Chowdhary Logic ckts minimization 8/ 16

Product of Sums A product of sums (POS) expression contains: - Only AND (product) operations at the outermost level - Each term must be a sum of literals Product of sums expressions can be implemented with two-level circuits - literals and their complements at the 0th level - OR gates at the first level - a single AND gate at the second level f(x,y,z)=y (x +y+z )(x+z) KR Chowdhary Logic ckts minimization 9/ 16

Maxterms A maxterm is a sum of literals, in which each input variable appears exactly once. A function with n variables has 2 n maxterms Each maxterm is false for exactly one combination of inputs: The maxterms for a three-variable function f(x,y,z): (x +y +z )...(x+y+z) (M 0,...,M 7 in short) Product of maxterms: If you have a truth table for a function, you can write a product of maxterms expression by picking out the rows of the table where the function output is 0 (Be careful if you are writing the actual literals!) KR Chowdhary Logic ckts minimization 10/ 16

Maxterms X Y Z f(x,y,z) f (X,Y,Z) 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1 1 0 1 0 0 0 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 f =(x +Y +Z)(X +Y +Z )(X +Y +Z ) =M 4 M 5 M 7 =ΠM(4,5,) f =(x+y +Z)(X +Y +Z )(X +Y +Z)(X +Y +Z )(X +Y +Z) =M 0 M 1 M 2 M 3 M 6 =ΠM(0,1,2,3,6) KR Chowdhary Logic ckts minimization 11/ 16

Conversion between standard forms The minterms can be converted into maxterms and vice-versa using De-Morgan s laws. Considering maxterms expression as f =ΠM(0,1,2,3,6) =M 0 M 1 M 2 M 3 M 6 (f ) =(M 0 M 1 M 2 M 3 M 6 ) f =(M 0+M 1+M 2+M 3+M 6) =(m 4 m 5 m 7 ) =Σm(4,5,7) In the similar way, the minterms can be converted into maxterms. KR Chowdhary Logic ckts minimization 12/ 16

Combinational Circuits Adders, Subtractors, Multipliers, Dividers, Multiplexers, Demultiplexers (o/p depends on current input) A full adder adds two bits and carry of previous addition. How many FAs are required to add two 4-bit binary numbers? Why FA is FA? KR Chowdhary Logic ckts minimization 13/ 16

Max and Min term expressions f(x 1,...,x n )= i x i1... x in, where x ij =x ij x ij (SOP) f(x 1,...,x n )= i ( x i1 + + x in ). (POS) The above is called Quinne-McClusky Method. S =Ā BC i +ĀB C i +A B C i +ABC i, from truth table C o =ĀBC i +A BC i +AB C i +ABC i, from truth table (Or, function C o (A,B,C i )=(m 3,m 5,m 6,m 7 ). The minterm m i assumes a value 1 for unique value of variables. Maxterm defines the 0s in the truth table). Alternatively, sum S is: (A B) C i, ( is ex-or) =(ĀB+A B) C i =ABC i +Ā BC i +ĀB C i +A B C i C o, the carry out of full adder, is AB+AC i +BC i KR Chowdhary Logic ckts minimization 14/ 16

Karaugh Map for minimization of gate circuits using minterms After Maurice Kaurnaugh (Bell Labs, 1950) Karnaugh Map for Co B C i BCi BC i B C i Ā A 0 0 1 0 0 1 1 1 C o = AC i +AB +BC i The function C o (A,B,C i ) Can be implemented by three AND gates plus one OR gate. Alternatively by: four gates each having fan-in 2. KR Chowdhary Logic ckts minimization 15/ 16

K-map for minimization using maxterms B C i BCi BC i B C i Ā 0 0 1 0 A 0 1 1 1 C o (A,B,C i )=(A+B)(A+C i )(B+C i ) =(A+AC i +AB+BC i )(B+C i ) =... =AB+BC i +AC i KR Chowdhary Logic ckts minimization 16/ 16