A B AB CD Objectives:

Similar documents
Combinational Logic Circuits

CSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map

Chapter 2 Combinational Logic Circuits

Gate Level Minimization Map Method

Karnaugh Map (K-Map) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using K-map

A graphical method of simplifying logic

Chapter 3. Gate-Level Minimization. Outlines

Gate-Level Minimization

CMPE223/CMSE222 Digital Logic

Simplification of Boolean Functions

Gate Level Minimization

CHAPTER-2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, K-Map and Quine-McCluskey

Chapter 2 Combinational

Points Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map

ELCT201: DIGITAL LOGIC DESIGN

Simplification of Boolean Functions

Digital Logic Lecture 7 Gate Level Minimization

Combinational Logic Circuits Part III -Theoretical Foundations

ECE380 Digital Logic

Module -7. Karnaugh Maps

Specifying logic functions

Gate-Level Minimization

ELCT201: DIGITAL LOGIC DESIGN

DKT 122/3 DIGITAL SYSTEM 1

Review: Standard forms of expressions

Gate-Level Minimization

Chapter 3 Simplification of Boolean functions

Switching Circuits & Logic Design

University of Technology

Chapter 2 Combinational Logic Circuits

Combinational Logic Circuits

Assignment (3-6) Boolean Algebra and Logic Simplification - General Questions

Graduate Institute of Electronics Engineering, NTU. CH5 Karnaugh Maps. Lecturer: 吳安宇教授 Date:2006/10/20 ACCESS IC LAB

Chapter 2. Boolean Expressions:

Digital Logic Design. Outline

Literal Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10

Introduction. The Quine-McCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick

CprE 281: Digital Logic

2.6 BOOLEAN FUNCTIONS

3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.

Bawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University

ENGIN 112 Intro to Electrical and Computer Engineering

Slide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010

SEE1223: Digital Electronics

2.1 Binary Logic and Gates

Digital Design. Chapter 4. Principles Of. Simplification of Boolean Functions

IT 201 Digital System Design Module II Notes

S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017

EEE130 Digital Electronics I Lecture #4_1

UNIT II. Circuit minimization

Experiment 3: Logic Simplification

Gate-Level Minimization. BME208 Logic Circuits Yalçın İŞLER

數位系統 Digital Systems 朝陽科技大學資工系. Speaker: Fuw-Yi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷

LSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Switching Theory And Logic Design UNIT-II GATE LEVEL MINIMIZATION

ENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.

Presented By :- Alok Kumar Lecturer in ECE C.R.Polytechnic, Rohtak

Boolean Function Simplification

DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (K-MAPS)

Combinational Circuits Digital Logic (Materials taken primarily from:

Outcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps

Gate-Level Minimization

QUESTION BANK FOR TEST

Simplification of two-level combinational logic

Unit-IV Boolean Algebra

Chapter 2 Part 5 Combinational Logic Circuits

Experiment 4 Boolean Functions Implementation

2008 The McGraw-Hill Companies, Inc. All rights reserved.

Synthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1

4 KARNAUGH MAP MINIMIZATION

ece5745-pla-notes.txt

LOGIC CIRCUITS. Kirti P_Didital Design 1

CS470: Computer Architecture. AMD Quad Core

Combinational Logic & Circuits


Boolean Analysis of Logic Circuits

MUX using Tri-State Buffers. Chapter 2 - Part 2 1

CS8803: Advanced Digital Design for Embedded Hardware

Gate-Level Minimization. section instructor: Ufuk Çelikcan

X Y Z F=X+Y+Z

1. Fill in the entries in the truth table below to specify the logic function described by the expression, AB AC A B C Z

Standard Forms of Expression. Minterms and Maxterms

Quine-McCluskey Algorithm

Incompletely Specified Functions with Don t Cares 2-Level Transformation Review Boolean Cube Karnaugh-Map Representation and Methods Examples

NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

Larger K-maps. So far we have only discussed 2 and 3-variable K-maps. We can now create a 4-variable map in the

Chapter 2: Combinational Systems

UNIT-4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.

Chapter 6. Logic Design Optimization Chapter 6


B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

(Refer Slide Time 6:48)

User s Manual. Ronwaldo A. Collado Diosdado Y. Tejoso Jr. CMSC 130 Logistic Design and Digital Computer Circuits Second Semester, A. Y.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Chapter 4. Combinational Logic. Dr. Abu-Arqoub

SWITCHING THEORY AND LOGIC CIRCUITS

Philadelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.

TWO-LEVEL COMBINATIONAL LOGIC

BOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.

Transcription:

Objectives:. Four variables maps. 2. Simplification using prime implicants. 3. "on t care" conditions. 4. Summary.. Four variables Karnaugh maps Minterms A A m m m3 m2 A B C m4 C A B C m2 m8 C C m5 C m3 m9 m7 m5 m C m6 m4 C m C B

The rows and columns are numbered in a gray code sequence. One square represents one minterm with four literals. Two adjacent squares represent one term with 3 literals. Four adjacent squares represent one term with 2 literals. Eight adjacent squares represent one term with literal. Examples: Example : Simplify the Boolean function wx yz m m m3 m2 m4 m5 m7 m6 m2 m8 m3 m9 m5 m m4 m w y z w y z w z y x y z xy z x z F w, x, y, z y w z x z The simplified function:

Example 2: plot the following 4-variable expression on a Karnaugh map cd ab d a b acd Example 3: simplify the following function: cd ab Four corner terms combine to give bd abd c f(a, b, c,d) = c + b d + a bd

Example 4: For the following k-map with four variables, obtain the simplified logic expression: C AC C A Example 5: Use a k-map to simplify Multiply out Fill the terms in k-map: Y A B C Simplify:

efinitions: 2. Simplification using prime implicants Prime implicant (PI): is a product term obtained by combining the maximum possible number of adjacent squares in the map. Essential prime implicant: If a minterm in a square is covered by only one prime implicant that prime implicant is said to be essential, and it must be included in the final expression. Note: All of the prime implicants of a function are generally not needed in forming the minimum sum of products. Procedure for selecting implicants:. Find essential prime implicants. 2. Find a minimum set of prime implicants which cover the remaining s on the map. Example : C C C A C C AC are prime implicants. are not prime implicants.

Example 2: find the minimum solution for the following Karnaugh map. AC Essential PI A Essential PI Essential PI Non essential PI are essential prime implicants, to complete the minimum solution, one of the nonessential prime implicants in needed: The final solution: Example 3: Simply using k-map: 2 3 4 5 6 7 8 9 2 3 4 5 6

Groups Implicants Simplification (terms number), 4, 3, 6 Essential prime implicant 6, 7,, Essential prime implicant 3, 4, 5, 6 Prime implicant 3, 7,, 5 Prime implicant,, 4, 5 Prime implicant 3, 4, 5, 6 Prime implicant 2 essentials and four prime implicants Square 3 can be covered with either prime implicants or. Square 4 can be covered with either prime implicants or. Square 5 can be covered with any one of four prime implicants. o Final solution: two essential PI with any two prime implicants that cover minterms 3, 4, 5: four possible ways: ) 2) 3) 4) 3. "on t care" conditions Some logic circuits can be designed so that there are certain input conditions for which there are no specified output levels (can t happened). A circuit designer is free to make the output for any "don t care condition" either a or a in order to produce the simplest output. Example : For the following truth table, use K-map to minimize the function inputs Output on t Care Condition

C C Z A Example 2: esign a logic circuit that controls an elevator door in a three-story building. : Moving signal: ( : moving), ( : stopped), : Floor indicator signals. Truth Table M F F2 F3 Elevator Circuit Open

F2F3 MF F2F3 MF Open M F F2 F3 Example 3: For the following logical expression, use K- map to minimize the function. cd ab cd ab 4. Summary Looping a pair of adjacent s in a k-map eliminate the variable that appears in complemented and uncomplemented form. Looping a quad (4) of adjacent s eliminates the two variables that appear in complemented and uncomplemented form. Looping an octet (8) of adjacent s eliminates the three variables that appear in complemented and uncomplemented form.

o Looping groups of two pairs: C C C BC BC A BC A B o Looping groups of four (quads): C C B A B

o Looping groups of eight (octet): B C B