LatticeXP2 Dual Boot Usage Guide

Similar documents
LatticeXP2 Configuration Encryption and Security Usage Guide

LatticeXP2 Hardware Checklist

LatticeXP2 sysconfig Usage Guide

Minimizing System Interruption During Configuration Using TransFR Technology

SPI Serial Flash Programming Using ispjtag on LatticeECP/EC FPGAs

Dual Boot and Background Programming with Platform Manager 2

LatticeECP2/M Soft Error Detection (SED) Usage Guide

Using the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board

LatticeXP2 Soft Error Detection (SED) Usage Guide

Reference Design RD1065

ISP Engineering Kit Model 300

LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature

BSCAN2 Multiple Scan Port Linker

LatticeXP2 Slave SPI Port User s Guide

Power Estimation and Management for LatticeXP2 Devices

Programming External SPI Flash through JTAG for ECP5/ECP5-5G Technical Note

Programming the isppac-powr1220at8 in a JTAG Chain Using the ATDI Pin

Power Estimation and Management for LatticeECP/EC and LatticeXP Devices

LED1 LED2. Capacitive Touch Sense Controller LED3 LED4

MachXO3 Soft Error Detection (SED)/ Correction (SEC) Usage Guide

LatticeECP2/M Density Migration

MachXO2 Programming and Configuration Usage Guide

Importing HDL Files with Platform Manager 2

LatticeSC/M Broadcom HiGig+ 12 Gbps Physical Layer Interoperability Over CX-4

Power Estimation and Management for MachXO Devices

LatticeSCM SPI4.2 Interoperability with PMC-Sierra PM3388

LCMXO3LF-9400C SED/SEC Demo

Quick Start Guide. for isplever Software. isplever Project Navigator

MachXO2 SED Usage Guide

isppac-powr1208p1 Evaluation Board PAC-POWR1208P1-EV

ispvm System Software ISP TM Programming Software

Lattice Semiconductor Design Floorplanning

Fail-Safe Startup Sequencing During Field Upgrades with Platform Manager

Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10

MachXO2 Low Power Control Demo User s Guide

USB 3.1 Type-C Hardware Checklist

LatticeSC/M 2.5GbE Physical/MAC Layer Interoperability Over CX-4

Scalable Low-Voltage Signaling with LatticeSC/M Devices

Platform Manager 2 I 2 C Demo Design and GUI

Using Proprietary Lattice ISP Devices

8b/10b Encoder/Decoder

Aldec Active-HDL Lattice Edition Floating License Setup (Windows/Linux)

Low-Cost Serial RapidIO to TI 6482 Digital Signal Processor Interoperability with LatticeECP3

i_csn i_wr i_rd i_cpol i_cpha i_lsb_first i_data [15:0] o_data [15:0] o_tx_ready o_rx_ready o_rx_error o_tx_error o_tx_ack o_tx_no_ack

Powering Up and Programming the ProcessorPM isppac-powr605

UART Register Set. UART Master Controller. Tx FSM. Rx FSM XMIT FIFO RCVR. i_rx_clk o_intr. o_out1 o_txrdy_n. o_out2 o_rxdy_n i_cs0 i_cs1 i_ads_n

LatticeSC/Marvell. XAUI Interoperability. Introduction. XAUI Interoperability

ice40 UltraPlus Image Sensor Elliptical Crypto Engine (ECC) Demo - Radiant Software User Guide

Color Space Converter

Mixed-Language Simulation with Lattice IP Designs Using Active-HDL

ice40 Ultra Self-Learning IR Remote User s Guide

LCMXO3LF-9400C Simple Hardware Management Demo User Guide

It is well understood that the minimum number of check bits required for single bit error correction is specified by the relationship: D + P P

isppac-powr607 Evaluation Board User s Guide

LatticeECP3 Digital Front End Demonstration Design User s Guide

Each I2C master has 8-deep transmit and receive FIFOs for efficient data handling. SPI to Dual I2C Masters. Registers

Gamma Corrector IP Core User Guide

LatticeECP2M PCI Express Development Kit User s Guide

Programming Cables User Guide

ispdownload Cables User s Guide

Deploying LatticeMico32 Software to Non-Volatile Memory

Solder Reflow Guide for Surface Mount Devices

MachXO Starter Evaluation Board User s Guide

I2C Read-back Failure Mode on Specific Use Scenario in MachXO2 and MachXO3 Products and Work-Around Solutions

Copyright 2012 Pulse Systems, Inc. Page 1 of 29

Median Filter IP Core User s Guide

I 2 C Slave Controller. I 2 C Master o_timeout_intr

LatticeSC MACO Core LSCDR1X18 Low-Speed Clock and Data Recovery User s Guide

Lattice isplevercore IP Tutorial

I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller

2D Edge Detector IP Core User s Guide

DDR2 Demo for the LatticeECP3 Serial Protocol Board User s Guide

Quick Front-to-Back Overview Tutorial

MDIO Master and Slave Controllers

Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction

Using the ispxpga Floorplanner

Programming Cables User s Guide

IDE/ATA Interface Controller with WISHBONE

Using the Serial FlashLoader With the Quartus II Software

LatticeSC flexipcs/serdes Design Guide

NIOS II Processor Booting Methods In MAX 10 Devices

Data_o(7:0) Controller. Add_i(7:0) spiclkout. Data_i(7:0) ACK STB_I. RST_I spics_n CLK_I WE_I

Xilinx ISE8.1 and Spartan-3 Tutorial EE3810

Enhanced Closed-loop Trim with I 2 C Control for Platform Manager Devices

LatticeECP3 XAUI Demo Design User s Guide

Programming and Logic Analysis Tutorial

ice40 UltraPlus Display Frame Buffer User Guide

ORCA Series Boundary Scan

MDP Based Face Detection Demonstration User Guide

IAR C-SPY Hardware Debugger Systems User Guide

SP605 MultiBoot Design

Keil TM MDK-ARM Quick Start for. Holtek s HT32 Series Microcontrollers

9. SEU Mitigation in Cyclone IV Devices

Xilinx ISE8.1 and Spartan-3 Tutorial (Prepared by Kahraman Akdemir based on Professor Duckworth's Tutorials updated September 2006)

Debugging Nios II Systems with the SignalTap II Logic Analyzer

ice40lm Barcode Emulation Solution Control Registers and Data Buffer

ispclock5620a Evaluation Board: isppac-clk5620a-ev1

Estimating Nios Resource Usage & Performance

EVDK Based Speed Sign Detection Demonstration User Guide

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

Transcription:

May 2007 Introduction Technical Note TN1144 Complementing its internal Flash configuration memory, the LatticeXP2 also provides support for inexpensive SPI Flash devices. This provides the ability to use an alternate or backup bitstream, referred to as the golden image. The device always attempts to load the primary image from the selected source. Should any unexpected interrupts occur during configuration of the primary image, the LatticeXP2 device will automatically switch sources and configure from the golden image location. Dual Boot Mode The LatticeXP2 Dual Boot sysconfig mode is selected using CFG pin settings. Table 17-1 lists the syscon- FIG modes supported by the LatticeXP2 device family. Figure 17-1 illustrates the SPI Flash hardware connections. Table 17-1. LatticeXP2 sysconfig Modes CFG1 CFG0 Configuration Mode Primary Boot Source Secondary Boot Source Figure 17-1. LatticeXP2 Hardware Connections to SPI Flash LatticeXP2 Dual Boot Usage Guide 0 0 External SPI Flash Internal Flash Dual Boot 1 0 Internal Flash External SPI Flash X 1 Self Download Mode (SDM) Internal Flash None LatticeXP2 SPI Serial Flash Primary or Golden Image CSSPIN SISPI SOSPI CCLK Internal Flash Memory Internal logic is used to detect a configuration failure from the primary source and provides the ability to reattempt configuration from the secondary source. This sequence is used when the LatticeXP2 is set to dual boot mode and configuration is initiated. Configuration initiates in dual boot mode when any of the following events occur: The device is powered-up with all supplies reaching their required minimum values The PROGRAMN pin is toggled The REFRESH command is issued via the ispjtag port Should configuration from both primary and golden images in dual boot mode fail, the INITN pin will be driven low and the configuration process will halt. 2007 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. www.latticesemi.com 17-1 tn1144_01.1

Dual Boot Flash Programming In order to use dual configuration images, the data must be programmed for storage within the corresponding Flash locations separately. ispvm System software provides the ability to program both LatticeXP2 internal Flash and supported external SPI Flash memory devices. Note: To allow programming of the external SPI Flash device, the LatticeXP2 CFG0 pin should be low. Procedure Note: This procedure assumes basic familiarity with ispvm System. For more information on using ispvm System, refer to the tutorials and contents within the help system. 1. Using isplever, create JEDEC files for the LatticeXP2 device to be used as primary and golden images. To preserve the sysconfig port, the PERSISTENT option in the isplever Design Planner must be set to ON. 2. Open ispvm System. 3. Scan the chain or manually insert the devices representing the JTAG chain. An example chain is shown in Figure Figure 17-2. ispvm System 4. Double-click the LatticeXP2 device to open the Device Information Window, as shown in Figure 17-3, and select Flash Programming Mode from Device Access Options. 17-2

Figure 17-3. Device Information Window 5. Under Data File, browse to the appropriate JEDEC file to be programmed into the internal Flash memory. 6. Set the Operation field to Flash Erase, Program, Verify. 7. Press OK to return to the main ispvm System window. 8. Press the green GO button to download the data file into the LatticeXP2 internal Flash memory. 9. To prepare a data file to program the SPI Flash, open the Universal File Writer tool by clicking the UFW button from the ispvm System toolbar. A window will appear, as shown in Figure 17-4. Figure 17-4. Universal File Writer 17-3

10. Specify a bitstream file output by pulling down the selector from the toolbar. 11. Double-click Input Data File in the left-hand windowpane. Browse to the appropriate isplever-created JEDEC file. 12. Double-click Output Data File in the left-hand windowpane. Select the desired path and name of the file to be created. The UFW window should appear similar to Figure 17-5. Figure 17-5. UFW Settings for JEDEC to Bitstream Conversion 13. Press the Generate button or choose Project->Generate. The bitstream file will then be created. 14. Close the UFW tool and return to ispvm System. 15. Double-click the device in ispvm System to bring up the device settings dialog. 16. Change the Device Access Options to SPI Flash Programming. This will bring up another dialog, as shown in Figure 17-6. 17-4

Figure 17-6. SPI Serial Flash Device Selection 17. Press Select to choose from a list of supported SPI Flash devices. 18. Under Data File, browse to the appropriate bitstream file to be programmed into the external SPI Flash memory. The results should be similar to Figure 17-7. Figure 17-7. Completed SPI Serial Flash Device Settings 19. Press OK to exit the SPI Serial Flash Device setup window. 20. At the main ispvm System window, the LatticeXP2 device is now ready to program the SPI Flash device. Click the green GO button on the toolbar to execute this process. Provided the LatticeXP2 CFG pins are set to one of the dual boot modes, the device is now configured to use the corresponding dual boot capability. Upon toggling the PROGRAMN pin or power cycling, the device will load the primary image. 17-5

Technical Support Assistance Hotline: 1-800-LATTICE (North America) +1-503-268-8001 (Outside North America) e-mail: techsupport@latticesemi.com Internet: www.latticesemi.com Revision History Date Version Change Summary February 2007 01.0 Initial release. May 2007 01.1 Added note to Dual Boot Flash Programming section. Updated step 1 in the Procedure section. 17-6