A Seamless Tool Access Architecture from ESL to End Product. Albrecht Mayer (Infineon Microcontrollers) S4D Conference Sophia Antipolis, Sept.

Similar documents
A Seamless Tool Access Architecture from ESL to End Product

Infineon Flash Programmer Memtool for XMC1000 Family. XMC Microcontrollers January 2016

Release Notes for Device Access Server (DAS)

System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture

NEXUS 5001 Forum Debug Interface Standard

XC2287M HOT Getting Started Exercise 1 Get familiar with the tool chain and uses a timer triggered LED toggle

Test and Verification Solutions. ARM Based SOC Design and Verification

Implementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

Current shipped hardware state: D010/01 Current released firmware version: HSP Department PGA/PRM-M2. Date Released:

TRACE32. Product Overview

XC2287M HOT. Solution GPT12. Uses a timer triggered LED s to toggle. Device: XC2287M-104F80 Compiler: Tasking Viper 2.4r1 Code Generator: DAvE 2.

Nexus Instrumentation architectures and the new Debug Specification

System Level Instrumentation using the Nexus specification

NEWS 2017 CONTENTS HYPERVISOR. Seamless debugging through all software layers. English Edition

Parallel Simulation Accelerates Embedded Software Development, Debug and Test

Infineon DAP Active Probe

Software Design Challenges for heterogenic SOC's

Virtual Hardware ECU How to Significantly Increase Your Testing Throughput!

XC2287M HOT. Solution ASC. Uses a timer triggered LED to toggle with ASC Interrupt

Current and Prospective High-speed Measurement Systems

Measurement Solution for new Radar Microcontroller V

Current shipped (hardware state): C013/01 Current released firmware version: HSP Department PGA/PRM-M2. Date Released:

2.1 Typical IP-XACT based flow The IP-XACT standard can be applied in various parts of a typical SoC design flow as depicted in Figure 1

International Journal of Current Research and Modern Education (IJCRME) ISSN (Online): ( Volume I, Issue II, 2016

Product: XETK-T2.2 Rev : 02 Page 1 of 12. Current shipped (hardware state): A010 Current released firmware version: HSP Department PGA/PRM-H

Bringing the benefits of Cortex-M processors to FPGA

Challenges and opportunities of debugging FPGAs with embedded CPUs. Kris Chaplin Embedded Technology Specialist Altera Northern Europe

Department PGA/PRM-M2. Date Released: Department NE/PJM. C h a n g e s

Kinetis SDK Release Notes for the TWR-K24F120M Tower System Module

Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs

ET-UARTSWD Users Guide

Making the Most of your MATLAB Models to Improve Verification

LEON4: Fourth Generation of the LEON Processor

XC800 Family AP Application Note. Microcontrollers. Programming the BMI value in the XC82x and XC83x products V1.0,

SILICA I The Engineers of Distribution 1

Optimizing HDL IP Development with Real-World I/O. William Baars National Instruments

Simplifying the Development and Debug of 8572-Based SMP Embedded Systems. Wind River Workbench Development Tools

Introduction to the Qsys System Integration Tool

Task Partitioning and Placement in Multicore Microcontrollers. David Lacey 24 th September 2012

Introduction to LabVIEW and NI Hardware Platform

BlueBox On-Chip Analyzers

VX-Toolset for TriCore

Melon S3 FPGA Development Board Product Datasheet

System Level Design with IBM PowerPC Models

Fujitsu System Applications Support. Fujitsu Microelectronics America, Inc. 02/02

ECU Measurement and Calibration in a Real-Time Test Environment. Roland Magolei National Instruments Engineering GmbH Embedded Networks

CAN FD - Flexible Tools for Flexible Data Rates

It's not about the core, it s about the system

Atmel Exploits FPGA Flexibility in Application Development for Customizable Microcontroller-based Systems Peter Bishop, Atmel Corporation 22-Dec-2008

Validation Strategies with pre-silicon platforms

S2C K7 Prodigy Logic Module Series

A MATLAB Toolbox For ASAM MCD-3MC And ASAM MCD3 Measurement & Calibration Automation

The Veloce Emulator and its Use for Verification and System Integration of Complex Multi-node SOC Computing System

mbed Hello World! Introduction to mbed

100M Gate Designs in FPGAs

P High Speed JTAG debug using a fire hose rather than a straw

Support for RISC-V. Lauterbach GmbH. Bob Kupyn Lauterbach Markus Goehrle - Lauterbach GmbH

Strato and Strato OS. Justin Zhang Senior Applications Engineering Manager. Your new weapon for verification challenge. Nov 2017

Altera SDK for OpenCL

RazorMotion - The next level of development and evaluation is here. Highly automated driving platform for development and evaluation

XC2287M HOT Solution CAN Serial Communication using the CAN. Device: XC2287M-104F80 Compiler: Tasking Viper 2.4r1 Code Generator: DAvE 2.

Freescale Kinetis Software Development Kit Release Notes

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink

Predictable hardware: The AURIX Microcontroller Family

What is needed on top of TLM-2 for bigger Systems?

Software Development Using Full System Simulation with Freescale QorIQ Communications Processors

Early Software Development Through Emulation for a Complex SoC

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

Currently shipped for ETK-Mode: B010/01. Currently shipped for FETK-Mode: B010/01. Date Released: Department PGA/PRM-M2

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

From Concept to Silicon

ECE 111 ECE 111. Advanced Digital Design. Advanced Digital Design Winter, Sujit Dey. Sujit Dey. ECE Department UC San Diego

Current shipped hardware state: B012/01 Current released firmware version: HSP Department NE/EHE3. Date Released:

Introduction to Embedded Systems

Charm: Facilitating Dynamic Analysis of Device Drivers of Mobile Systems

Investigating Resilient HPRC with Minimally-Invasive System Monitoring

Creating hybrid FPGA/virtual platform prototypes

ZeBu : A Unified Verification Approach for Hardware Designers and Embedded Software Developers

Product: XETK-T2.1 Rev : 03 Page 1 of 12. Current shipped (hardware state): C011 Current released firmware version: HSP Department MCD/PRM-H

Designing with ALTERA SoC

DoCD IP Core. DCD on Chip Debug System v. 6.02

ID 020C: Hardware-in-Loop: System Testing Without the System

Lorenz Kolb, Missing Link Electronics

Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics

From Hardware Trace to. System Knowledge

Workpackage WP2.5 Platform System Architecture. Frank Badstübner Ralf Ködel Wilhelm Maurer Martin Kunert F. Giesemann, G. Paya Vaya, H.

Component-based Software Development for Microcontrollers. Zhang Zheng FAE, ARM China

Designing with ALTERA SoC Hardware

Employing Multi-FPGA Debug Techniques

Figure 1. 8-Bit USB Debug Adapter

Veloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics

XC2287M HOT. Solution CAN_2 Serial Communication using the CAN with external CAN BUS

Five Criteria Responses APPROVED WG (November 15, 2012) and 802 EC (November 16, 2012) Reduced Twisted Pair Gigabit Ethernet PHY Study Group

Software Verification for Low Power, Safety Critical Systems

ChipScope Demo Instructions

Shortest path to the lab. Real-world verification. Probes provide observability

Simplify System Complexity

Next Generation Verification Process for Automotive and Mobile Designs with MIPI CSI-2 SM Interface

Extending Fixed Subsystems at the TLM Level: Experiences from the FPGA World

Transcription:

A Seamless Tool Access Architecture from ESL to End Product Albrecht Mayer (Infineon Microcontrollers) S4D Conference Sophia Antipolis, Sept. 2009

Tool Access Architecture (TAA) Tool to Device TAA = Abstraction of physical connection 2008/09/24 Copyright Infineon Technologies 2008. All rights reserved. Page 2

TAA Applications and Targets ESL Model HDL Simulation FPGA Prototype Silicon /Device Target System Software Development X (X) X X X Silicon Debug X (X) Silicon Validation Tests Develop. (X) (X) (X) X Debug of Tool Chain (X) X X X Page 3

TAA Independence! Operating system of host (Windows, Linux, etc.)! type (Tri TM, 8051, etc.)! Physical interface of device (JTAG, CAN, etc.)! SoC architecture! Device access hardware " Physical connection (Ethernet, USB, etc.) " Low cost # range $ high end " Virtual and abstract for ESL-model (C-model) " Simulated for HDL simulator Page 4

Multi-Device, Multi- System Tool A Tool B Tool C Tool I/F System Device A0 Device A1 Device B0 A0 B0 A0 B0 A0 A1 A1 C0 Page 5

Multi-Vendor IP-Model (ESL) System Tool A Tool B Tool C MCD API Implementation 0 Impl. 1 MCD API System Device A0 Device A1 Device B0 A0 B0 A0 B0 A0 A1 A1 C0 Page 6

TAA Block Diagram Page 7

Infineon s TAA Block Diagram Page 8

Infineon s DAS! Device Access Server! Introduced in 2000! www.infineon.com/das DAS Basic Considerations: 1. Abstraction of physical interface 2. Bandwidth ok, latency an issue 3. Encapsulate dependencies on device and physical interface type 4. Robustness is key Page 9

DAS Mission 2008/09/24 Copyright Infineon Technologies 2008. All rights reserved. Page 10

Multi-Device Operation Page 11

Multi-Device Use Case Example miniwigglers USB Hubs Parallel device analysis setup with up to 16 individual DAS device connections (JTAG over USB miniwigglers). Devices under analysis are outside of this picture. 2008/09/24 Copyright Infineon Technologies 2008. All rights reserved. Page 12

Multi-Tool Operation Host PC 1 Test Sequencer Tool Host PC 2 Debugger Tool TCP/IP LAN/WAN UDAS Server USB Test Board miniwiggler SPD, DAP or JTAG Device under Test Page 13

Remote Debugging Use Case Example (1/2) 2008/09/24 Copyright Infineon Technologies 2008. All rights reserved. Page 14

Remote Debugging Use Case Example (2/2)! Board shown on previous slide had a tricky bug which couldn t be found for weeks! Found this bug within hours by remote debugging using the DAS multi-tool, multi-device feature! Unified tooling to debug all system components: Debugger $ TAA $ SoC $ Board 2008/09/24 Copyright Infineon Technologies 2008. All rights reserved. Page 15

Abstraction of Device and Connection Host PC Compute Farm Tool LAN HDL Simulator Tri TCP/IP UDAS Server USB Ethernet Automotive ECU XCP Slave DAP or JTAG Tri USB Board miniwiggler DAP or JTAG Tri Page 16

Debugger with ESL Model TRACE32 Config String: sys.mcd McdServerName= C-Model Tri" Page 17

Debugger with Real Device TRACE32 Config String: sys.mcd McdServerName="UDAS" Page 18

Debugger with Real Device over XCP TRACE32 Config String: sys.mcd McdServerName="UDAS" McdAccHw.Port=1802 McdAccHw.Address="192.168.40.16" Page 19

Debugger with HDL Simulator TRACE32 Config String: sys.mcd McdServerName="UDAS" McdAccHw.Port=1784 McdAccHw.Address="mucsfbali13.muc.infineon.com" Page 20

Summary! A seamless TAA from ESL to end product is needed " Reuse of tests, tools and know-how " Execute tasks earlier $ Cost and risk reduction! TAA needs to reflect independence of requirements! Infineon s TAA: " Tool interface DAS $ MCD API " Broad productive use for silicon " Emerging use or at least demonstrated for other targets Page 21