Final Exam Review. b) Using only algebra, prove or disprove the following:

Similar documents
(ii) Simplify and implement the following SOP function using NOR gates:

Injntu.com Injntu.com Injntu.com R16

ECE 341 Midterm Exam

Chapter 5. Computer Architecture Organization and Design. Computer System Architecture Database Lab, SANGJI University

EE 3170 Microcontroller Applications

Microcomputer Architecture and Programming

DC57 COMPUTER ORGANIZATION JUNE 2013

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

Blog -

COMPUTER ORGANIZATION AND ARCHITECTURE

: : (91-44) (Office) (91-44) (Residence)

Computer Architecture

Chapter 04: Instruction Sets and the Processor organizations. Lesson 20: RISC and converged Architecture

MICROPROGRAMMED CONTROL

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

Scheme G. Sample Test Paper-I

2 MARKS Q&A 1 KNREDDY UNIT-I

Computer Organization CS 206 T Lec# 2: Instruction Sets

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

ENEE 245 Lab 1 Report Rubrics

Honorary Professor Supercomputer Education and Research Centre Indian Institute of Science, Bangalore

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

R10. II B. Tech I Semester, Supplementary Examinations, May

Processor design - MIPS

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Chapter 3 : Control Unit

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Micro-programmed Control Ch 15

UNIT-II. Part-2: CENTRAL PROCESSING UNIT

Machine Instructions vs. Micro-instructions. Micro-programmed Control Ch 15. Machine Instructions vs. Micro-instructions (2) Hardwired Control (4)

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

EE 231 Fall EE 231 Homework 8 Due October 20, 2010

Fig: Computer memory with Program, data, and Stack. Blog - NEC (Autonomous) 1

Micro-programmed Control Ch 15

Course Description: This course includes concepts of instruction set architecture,

CSE 140L Spring 2010 Bonus Final

EPC6055 Digital Integrated Circuits EXAM 1 Fall Semester 2013

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Chapter 2 Logic Gates and Introduction to Computer Architecture

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

ENGG3380: Computer Organization and Design Lab5: Microprogrammed Control

ECE 2300 Digital Logic & Computer Organization. More Single Cycle Microprocessor

Micro-programmed Control Ch 17

END-TERM EXAMINATION

SCRAM Introduction. Philipp Koehn. 19 February 2018

8-1. Fig. 8-1 ASM Chart Elements 2001 Prentice Hall, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 2e, Updated.

Hardwired Control (4) Micro-programmed Control Ch 17. Micro-programmed Control (3) Machine Instructions vs. Micro-instructions

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

Computer Organization (Autonomous)

Scheme I. Sample Question Paper

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

CS303 LOGIC DESIGN FINAL EXAM

ECE 341 Midterm Exam

TABLE 8-1. Control Signals for Binary Multiplier. Load. MUL0 Q 0 CAQ sr CAQ. Shift_dec. C out. Load LOADQ. CAQ sr CAQ. Shift_dec P P 1.

PART A (22 Marks) 2. a) Briefly write about r's complement and (r-1)'s complement. [8] b) Explain any two ways of adding decimal numbers.

ECE 341 Final Exam Solution

Lecture #1: Introduction

CHAPTER 5 Basic Organization and Design Outline Instruction Codes Computer Registers Computer Instructions Timing and Control Instruction Cycle

Code No: 07A3EC03 Set No. 1

Multicycle Approach. Designing MIPS Processor

THE MICROPROCESSOR Von Neumann s Architecture Model

BASIC COMPUTER ORGANIZATION AND DESIGN

INTELLIGENCE PLUS CHARACTER - THAT IS THE GOAL OF TRUE EDUCATION UNIT-I

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

TYPES OF INTERRUPTS: -

(Refer Slide Time: 00:01:53)

Micro-Operations. execution of a sequence of steps, i.e., cycles

Implementing the Control. Simple Questions

The Processor: Datapath & Control

Model EXAM Question Bank

Arab Open University. Computer Organization and Architecture - T103

Computer Architecture and Organization:

Sunday, April 25, 2010

Digital System Design Using Verilog. - Processing Unit Design

Code No: R Set No. 1

ﻪﺘﻓﺮﺸﻴﭘ ﺮﺗﻮﻴﭙﻣﺎﻛ يرﺎﻤﻌﻣ MIPS يرﺎﻤﻌﻣ data path and ontrol control

ADVANCED COMPUTER ARCHITECTURE TWO MARKS WITH ANSWERS

csitnepal Unit 3 Basic Computer Organization and Design

CHAPTER SIX BASIC COMPUTER ORGANIZATION AND DESIGN



Topic #6. Processor Design

Advanced Parallel Architecture Lesson 3. Annalisa Massini /2015

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

COA. Prepared By: Dhaval R. Patel Page 1. Q.1 Define MBR.


B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

EECS150. Implement of Processor FSMs

Computer Architecture Programming the Basic Computer

Unit II Basic Computer Organization

COMPUTER STRUCTURE AND ORGANIZATION

Basic Computer Organization - Designing your first computer. Acknowledgment: Most of the slides are adapted from Prof. Hyunsoo Yoon s slides.

Basic Computer Organization and Design Part 2/3

Finite State Machines

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

Microprogrammed Control

R07

5-1 Instruction Codes

Transcription:

EE 254 Final Exam Review 1. The final exam is open book and open notes. It will be made up of problems similar to those on the previous 3 hour exams. For review, be sure that you can work all of the problems on the old exams. 2. The first section of the final will be short answer. There may be questions from any topic covered in the class. Typical short answer questions are shown below. a) Convert 3610 to base 16. b) Explain the difference between sequential logic and combinational logic. c) A counter has 10 flip flops. What is the maximum number of states. What is the minimum number of states. d) Distinguish between volatile and nonvolatile. In general is dynamic RAM volatile or not. e) What is it that determines the number of different instructions that a computer is capable of doing. f) How many memory chips are needed to construct a 1 Meg x 32 bit memory system if the chips are 4K x 4. g) What are the advantages of microprogramming over hardwired logic. h) What is pipelining. 3. The second section of the final will consist of logic problems which you must solve. Most of this section concentrates on analysis rather than design. Typical questions include the following. a) Fill in the K-Map and truth table for the function b) Using only algebra, prove or disprove the following: c) Fill in the truth table below for the circuit shown. The outputs for X and Y may be either HIGH or LOW, 2 stable states, or they may oscillate.

4. Show how to connect the following PAL such that it implements the function given by: 5. In the third section of the final you will be asked to do some design. Typical questions include the following. a) Design a 3 bit counter to count in the following sequence b) A combinational logic design problem. 6. A stepping motor requires a two phase digital input as shown in the waveforms below. Design a sequential circuit which will accept a single clock as an input and will produce the two phase signal shown. 7. Design a combinational logic circuit which will produce an output of 1 if and only if the product of two 2-bit numbers is divisible by 3. 8. There will be one problem about microprogramming. 9. Write a complete Verilog module which will implement the following circuit.

10. What circuit does the following Verilog code implement. 11. Design a Moore machine which will recognize the sequence 1010. 12. Design a circuit using JK flip flops for the following state diagram.

13. For the circuit below take QA and QB as the circuit's outputs. Draw the state diagram as a Moore machine. 14. Design a Mealy machine which will output a 1 when it receives either two ones or two zeros on successive clock periods.

EE 254 Final Exam Review Architecture and Micro-programming 1. Which instructions in the following sequence have data dependencies? I1: div r1, r2, r3 I2: sub r4, r1, r5 I3: ash r2, r6, r7 ;Arithmetic shift I4: mul r8, r4, r2 I5: beq r9, #0, r10 ;Branch if equal I6: or r3, r11, r1 2. What are four characteristics of a RISC machine? 3. Give three reasons why a five-stage pipelined machine is not five times faster than the same machine with no pipeline. 4. Answer the questions below about the diagram. A) Where does the line marked "select" come from? B) What is the purpose of the instruction decoder? C) If the op code is 8-bits wide and the average assembly language instruction takes 3 micro-instructions, what is the maximum size of the Micro-code ROM? Assume a 20-bit control word. 5. What are the advantages of microprogramming?

6. Consider the following assembly language instruction sequence that is running on a machine with a 3-stage pipeline. If the JNZ instruction does the jump, which instructions will be flushed from the pipeline? LD R1, R3 Load R1 with memory 248 ADI R1, R1, 3 Add 3 to R1 NOT R1, R1 Complement R1 INC R1, R1 Increment R1 JNZ Target Jump Not Zero INC R3, R3 Increment R3 (address) LD R2, R3 Load R2 from memory 249 ADD R2, R2, Add R1 to R2 R1 INC R3, R3 Increment R3 ST R3, R2 Store R2 in memory 250 7. What is indexed addressing? 8. Why do most computers implement register indirect addressing but few implement memory indirect addressing? 9. A machine has 16 bit instructions in the following format. A) How many different instructions are possible? B) How many registers does this machine have?