Ah- Ah- Piu Final Project Presentation

Similar documents
24-bit Audio CODEC. Digital Circuit Lab. TA: Po-Chen Wu

Audio Controller i. Audio Controller

Mudd Adventure. A 3D Raycasting Game. CSEE 4840 Embedded Systems. Project Design 3/27/2014

CSEE 4840 Embedded System Battle City. Tian Chu Huangfu Quan Yuan Liuxun Zhu Tianchen Li

Advanced course on Embedded Systems design using FPGA

ALLO AUDIO CARDS TECHNICAL DETAILS

Pong. CSEE 4840 Spring 2012 Project Deisgn. 1 Introduction. Bo Li(bl2438) Jihong Zou (jz2428) Cong Liu (cl2991) Zuyang Cao (zc2220)

Embedded System Design

Chapter 7. Hardware Implementation Tools

Pivoting Object Tracking System

Ninja University IN THE CITY OF NEW YORK Kshitij Bhardwaj kb2673 Van Bui vb2363 Vinti Vinti vv2236 Kuangya Zhai kz2219

Kanto Audio Player Design

Smasher Video Game Design

Quality Audio Software Pipeline. Presenters Subhranil Choudhury, Rajendra C Turakani

Shrivathsa Bhargav Larry Chen Abhinandan Majumdar Shiva Ramudit

NES FPGA Emulator. Sergio Morales Hector Dominguez Omar Torres Randy Truong Kevin Mitton

3-D Accelerator on Chip

ARM MPEG-4 AAC LC Decoder Technical Specification

Embedding Audio into your RX Application

Computers Are Your Future

Altera DE1 Board DE1. Development and Education Board. User Manual. Copyright 2006 Altera Corporation

GWBMA0x Bluetooth Audio module

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Senior Manager, CE Technology Dolby Australia Pty Ltd

NIOS II Pixel Display

MeshConnect. Voice over

Introducing Audio Signal Processing & Audio Coding. Dr Michael Mason Snr Staff Eng., Team Lead (Applied Research) Dolby Australia Pty Ltd

ACH1180 Audio Host Processor. Description. Features. ACH1180 Audio Host Processor. Preliminary 1

Lab 6 : Introduction to Simulink, Link for CCS & Real-Time Workshop

Graduate Institute of Electronics Engineering, NTU 9/16/2004

Product Technical Brief S3C2416 May 2008

MOSES ADELERE AN FPGA MUSIC PLAYER

Optimal Porting of Embedded Software on DSPs

Implementation of DSP Algorithms

8085 Microprocessor Architecture and Memory Interfacing. Microprocessor and Microcontroller Interfacing

Low Power Audio Codec SSM2602

EN2911X: Reconfigurable Computing Lecture 01: Introduction

Stepmania (AKA HA-DI-DI-R)

Steps to test Windows Audio

USB Capture Plus User Manual

Advanced Memory Organizations

Prefetch Cache Module

9. Building Memory Subsystems Using SOPC Builder

Penrose World. Group member. CSEE4840 Embedded System Design 03/26/2014 Project Design. Yuanhui Luo(yl3026) Yao Luo(yl3028) Cong Zhu(cz2311)

Lab 1. OMAP5912 Starter Kit (OSK5912)

Super UA Q&A 2015/03/16

Audio/Video Configuration Core for DE-Series Boards. 1 Core Overview. 2 Functional Description. 3 Instantiating the Core in Qsys. For Quartus II 12.

PRODUCT PREVIEW TNETV1050 IP PHONE PROCESSOR. description

Chapter 1 Computer System Overview

Audio core for Intel DE-Series Boards. 1 Core Overview. 2 Functional Description. For Quartus Prime 16.1

FPGA Development Board Hardware and I/O Features

VLSI Solution. VS10XX - Plugins. Plugins, Applications. Plugins. Description. Applications. Patches. In Development. Public Document.

WM8721 Internet Audio DAC with Integrated Headphone Driver

_äìéi~ä» stereo_headset application. Readme. November CSR Cambridge Science Park Milton Road Cambridge CB4 0WH United Kingdom

User Manual. Magnetic Wireless Earbuds

Nahimic Troubleshooting Instructions and Q&A The document applies to all MSI Notebook and Vortex product which supports Nahimic.

What applications can be done by using VS1003?

AND9407/D Low Power Techniques of LC Series for Audio Applications

FriendlyARM. Mini2440.

Development of Low Power and High Performance Application Processor (T6G) for Multimedia Mobile Applications

THE STA013 AND STA015 MP3 DECODERS

Nios Soft Core Embedded Processor

DSP using Labview FPGA. T.J.Moir AUT University School of Engineering Auckland New-Zealand

Classification of Semiconductor LSI

Taking Advantage of Using the dmax DMA Engine in Conjunction with the McASP Peripheral on the TMS320C67x DSP

Sound Lab by Gold Line. Noise Level Analysis

Review: Computer Organization

English G H. Package Contents. Hardware Requirements. Technical Specifications. Device Overview. MSI DS502 GAMING HEADSET User Guide

Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003

The World Leader in High-Performance Signal Processing Solutions. February, 2008

University of Alexandria Faculty of Engineering Division of Communications & Electronics

M-570 USB 4-CH Wireless. Sound Box

Pipelined processors and Hazards

NIOS CPU Based Embedded Computer System on Programmable Chip

STEVEN R. BAGLEY INTRODUCTION TO THE COMPUTER

CS650 Computer Architecture. Lecture 9 Memory Hierarchy - Main Memory

Technology in Action. Chapter Topics. Participation Question. Participation Question. Participation Question 8/8/11

CORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II

CS 33. Architecture and Optimization (3) CS33 Intro to Computer Systems XVI 1 Copyright 2018 Thomas W. Doeppner. All rights reserved.

NIOS Character. Last updated 7/16/18

CSE 431 Computer Architecture Fall Chapter 5A: Exploiting the Memory Hierarchy, Part 1

Low Power Audio Codec SSM2603

Key Features. General Description. Basic System. ARM926-EJ RISC Controller. Memory. AMBA Bus

The Nios II Family of Configurable Soft-core Processors

University Program Advance Material

Chapter 9: A Closer Look at System Hardware

Chapter 9: A Closer Look at System Hardware 4

Qsys and IP Core Integration

The Design and Implementation of the Unmanned Vehicle Fixed-point Tracking System Liang-liang CHEN, Yu-ying LIU and Chun ZHAN

TUTORIAL Describe the circumstances that would prompt you to use a microprocessorbased design solution instead of a hard-wired IC logic design.

Virtual Grand Piano. ECE 445 Design Document. Team 64 - Zhi Lu, Jeongsub Lee and Hammad Khan ECE 445 Project Proposal - Spring 2018 TA: Mickey Zhang

Cirrus is a leader in audio, video, and precision mixed-signal ICs for consumer entertainment, automotive, and industrial applications

Lancelot. VGA video controller for the Altera Excalibur processors. v2.1. Marco Groeneveld May 1 st,

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

ALTERA M9K EMBEDDED MEMORY BLOCKS

Interconnects, Memory, GPIO

SEIKO EPSON CORPORATION

Overview of Microcontroller and Embedded Systems

CENG 3420 Computer Organization and Design. Lecture 08: Cache Review. Bei Yu

CS/EE 3710 Computer Architecture Lab Checkpoint #2 Datapath Infrastructure

STM32F429 Overview. Steve Miller STMicroelectronics, MMS Applications Team October 26 th 2015

Transcription:

Ah- Ah- Piu Final Project Presentation Spring 2013 CSEE4840 Embedded System Design Final Project Hongsen Yu (hy2340) Xiaolong Jiang (xj2137) Junlin Lu (jl3925) Ji Pei (jp3242) Nan Li (nl2411)

Overview Architecture Hardware(Audio, VGA & LED, Memory) Software Lesson Learned

Description: Ah- Ah- Piu is a VGA displayed voice- controlled single- player platform video game. Game Logic: The player s voice captured by the microphone controls the character in the game dodging and destroying the incoming enemies, in order to keep alive as long as possible and earn more points.

Audio Wolfson WM8731 Audio Codec It is a programmable stereo Codec device, contains two pairs of ADC and DAC to accommodate both left and right channels of stereo audio. The convertors support 16-32 bits resolution and 8-96 khz sampling rate. The codec is programmable via 2- wire i2c control bus which initialize the Codec s 11 control registers from the control interface to set up the chip contiguration. And the Codec communicate with the outside world through the digital audio interface.

WM8731 Audio Codec

Audio Input: Capture the player s voice with the microphone, transform this signal into audio sound byte which represent the magnitude of the sound and provide it to the software. Output: Play the sound effect and background music from the headphone

Input The Codec perform the ADC on a 8kHz sampling rate and 16 bits resolution. Take the outputted digital data from ADCDAT signal, use a module to de- serialize the raw single- bit bit stream into 16 bits.wav format. In the module we spilt external system generated reference clock (25MHz) to 8kHz and 128kHz, load every consecutive 16 bits into an array (sound byte) and with the help of audio controller, write the sound byte into one address of the register.

Input the software read the sound byte from the register, it will get an integer that ranging from 0 to 65,535. If the most signiticant bit is 0, then the integer ranges from 0 to 32,767 represents increasing magnitude. Otherwise, the integer ranges from 32,768 to 65,535 in decreasing order of magnitude.

Audio_out

VGA 216- color Web color map Save storage space; Maintain high resolution. 4 layers Many elements need separate process. Separate control of each element Individual movement controlled by software

VGA Communicate Buffer used in communication with software. Fetch color map index stored in SRAM.

LED Directly controlled by processor Four digitals are written to separate buffer address. Decode and print digital value.

Memory allocation 1. On Chip Memory Store the sound effect 2. 512k SRAM Store image data, using two projects instead of a MUX 3. 8M SDRAM Include Pll

Audio Input Categorization Collision Detection Game Logic

Hardware Audio Set up the control register using the de2_i2c_av_contig.v Tile R2, R3: LHPVOL and RHPVOL Volume control; LZCEN left zero crossing detect enable; LRHPBOTH left headphone controlling both channels R4: INSEL Input selected MUTE MIC SIDE TONE MIC BOOST

Hardware Audio 1. Figure out the clock divider meaning in sample program, and calculate the proper clock frequency. 2. Do not code the same Tile in two or more programs at the same time, or you may miss some moditication. 3. When doing large scale replacing of code, do it in gedit, rather than in Quartus or Nios2. The latter is much slower, and may leads to program crash.

Hardware VGA DSP for images Photoshop to convert 216- color map image. Matlab to extract bit data for image. Separate layers design relieve the work load of process. reduce compiling time.

Hardware Memory Allocation ROM: we should use a.mif Tile to describe the content in ROM. SRAM: Since there are some different matrix in the SRAM, We have to know the exact address and offset for each data. SDRAM: Due to the frequency problem, we have to add a PLL core to unify its clock with NIOS- 2 CPU. Moreover, the BGM is also stored in the SDRAM. We have created a new algorithm to calculate the correct address from SRAM to VGA.