Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications

Similar documents
Fast Region-of-Interest Transcoding for JPEG 2000 Images

Optimized Graph-Based Codes For Modern Flash Memories

Deep Neural Network Inverse Modeling for Integrated Photonics

LOW-DENSITY parity-check (LDPC) codes were invented by Robert Gallager [1] but had been

ISSN (Print) Research Article. *Corresponding author Akilambigai P

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

Threshold Analysis of Non-Binary Spatially-Coupled LDPC Codes with Windowed Decoding

On the construction of Tanner graphs

Check-hybrid GLDPC Codes Without Small Trapping Sets

MERL { A MITSUBISHI ELECTRIC RESEARCH LABORATORY. Empirical Testing of Algorithms for. Variable-Sized Label Placement.

Efficient MPEG-2 to H.264/AVC Intra Transcoding in Transform-domain

Error Control Coding for MLC Flash Memories

LOW-density parity-check (LDPC) codes have attracted

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

QueryLines: Approximate Query for Visual Browsing

OVer past decades, iteratively decodable codes, such as

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

Exhaustive Generation and Visual Browsing for Radiation Patterns of Linear Array Antennas

C LDPC Coding Proposal for LBC. This contribution provides an LDPC coding proposal for LBC

Synthetic Aperture Imaging Using a Randomly Steered Spotlight

On combining chase-2 and sum-product algorithms for LDPC codes

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1

A Viewer for PostScript Documents

A General Purpose Queue Architecture for an ATM Switch

Efficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels

Multi-Camera Calibration, Object Tracking and Query Generation

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS

Quasi-Cyclic Non-Binary LDPC Codes for MLC NAND Flash Memory

EVALUATION OF EDCF MECHANISM FOR QoS IN IEEE WIRELESS NETWORKS

Code Design in the Short Block Length Regime

Multi-path Transport of FGS Video

On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing

Capacity-approaching Codes for Solid State Storages

Error Floors of LDPC Codes

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications

Low complexity FEC Systems for Satellite Communication

Fast Image Registration via Joint Gradient Maximization: Application to Multi-Modal Data

Quality Improvement and Overhead Reduction for Soft Video Delivery

IEEE 802.3ap Codes Comparison for 10G Backplane System

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation

Improved Soft-Decision Decoding of RSCC Codes

Anbuselvi et al., International Journal of Advanced Engineering Technology E-ISSN

Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes

Image coding using Cellular Automata based LDPC codes

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes

496 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 3, MARCH 2018

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Adaptive Linear Programming Decoding of Polar Codes

Layered Decoding With A Early Stopping Criterion For LDPC Codes

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Homework #5 Solutions Due: July 17, 2012 G = G = Find a standard form generator matrix for a code equivalent to C.

Hybrid Iteration Control on LDPC Decoders

FORWARD error correction (FEC) is one of the key

Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders

Using Distributed Source Coding to Secure Fingerprint Biometrics

Calculating the Distance Map for Binary Sampled Data

Depth Estimation for View Synthesis in Multiview Video Coding

Under My Finger: Human Factors in Pushing and Rotating Documents Across the Table

Use of the LDPC codes Over the Binary Erasure Multiple Access Channel

Disparity Search Range Estimation: Enforcing Temporal Consistency

View Synthesis Prediction for Rate-Overhead Reduction in FTV

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes

REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE

Performance analysis of LDPC Decoder using OpenMP

A GRAPHICAL MODEL AND SEARCH ALGORITHM BASED QUASI-CYCLIC LOW-DENSITY PARITY-CHECK CODES SCHEME. Received December 2011; revised July 2012

Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR)

ML decoding via mixed-integer adaptive linear programming

Randomized Progressive Edge-Growth (RandPEG)

A Class of Group-Structured LDPC Codes

98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011

Distributed Decoding in Cooperative Communications

A Route Selection Scheme for Multi-Route Coding in Multihop Cellular Networks

A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications

CRC Error Correction for Energy-Constrained Transmission

Payload Length and Rate Adaptation for Throughput Optimization in Wireless LANs

Design and Implementation of Low Density Parity Check Codes

View Synthesis for Multiview Video Compression

H-ARQ Rate-Compatible Structured LDPC Codes

LDPC Code Ensembles that Universally Achieve Capacity under Belief Propagation Decoding

CSEP 561 Error detection & correction. David Wetherall

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

LDPC Codes a brief Tutorial

Comparative Performance Analysis of Block and Convolution Codes

Minimum-Polytope-Based Linear Programming Decoder for LDPC Codes via ADMM Approach

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY

Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n

Design of Cages with a Randomized Progressive Edge-Growth Algorithm

SIGNAL COMPRESSION. 9. Lossy image compression: SPIHT and S+P

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

LDPC Code Ensembles that Universally Achieve Capacity under Belief Propagation Decoding

Tradeoff Analysis and Architecture Design of High Throughput Irregular LDPC Decoders

The Design of Degree Distribution for Distributed Fountain Codes in Wireless Sensor Networks

A Parallel Decoding Algorithm of LDPC Codes using CUDA

LOW-density parity-check (LDPC) codes are widely

The Steerable Pyramid: A Flexible Architecture for Multi-Scale Derivative Computation

Transcription:

MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications Xia, T.; Koike-Akino, T.; Millar, D.S.; Kojima, K.; Parsons, K.; Miyata, Y.; Sugihara, K.; Matsumoto, W. TR2015-019 March 2015 Abstract We propose a dynamic window decoding scheme for LDPC convolutional codes to reduce the latency compared to the belief propagation decoding. The performance of our proposed memory-efficient decoding scheme is verified by simulations. Optical Fiber Communication Conference and Exposition (OFC) This work may not be copied or reproduced in whole or in part for any commercial purpose. Permission to copy in whole or in part without payment of fee is granted for nonprofit educational and research purposes provided that all such whole or partial copies include the following: a notice that such copying is by permission of Mitsubishi Electric Research Laboratories, Inc.; an acknowledgment of the authors and individual contributions to the work; and all applicable portions of the copyright notice. Copying, reproduction, or republishing for any other purpose shall require a license with payment of fee to Mitsubishi Electric Research Laboratories, Inc. All rights reserved. Copyright c Mitsubishi Electric Research Laboratories, Inc., 2015 201 Broadway, Cambridge, Massachusetts 02139

Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications Tian Xia 1,2, Toshiaki Koike-Akino 1, David S. Millar 1, Keisuke Kojima 1, Kieran Parsons 1, Yoshikuni Miyata 3, Kenya Sugihara 3, Wataru Matsumoto 3 1 Mitsubishi Electric Research Labs. (MERL), 201 Broadway, Cambridge, MA 02139, USA. koike@merl.com 2 School of Electrical Engineering and Computer Science, Louisiana State University, Baton Rouge, LA 70803, USA. 3 Information Technology R&D Center, Mitsubishi Electric Corporation, 5-1-1, Ofuna, 247-8501, Japan. Abstract: We propose a dynamic window decoding scheme for LDPC convolutional codes to reduce the latency compared to the belief propagation decoding. The performance of our proposed memory-efficient decoding scheme is verified by simulations. OCIS codes: (060.4510) Optical communications, (060.1660) Coherent communications, (060.4080) Modulation. 1. Introduction Low-density parity-check convolutional codes (LDPC-CCs) (examples of spatially-coupled codes) are demonstrated to be strong candidates for future optical communications systems due to the threshold saturating property [1,2]. Since the non-zero entries only lie along the diagonal block in an LDPC-CC s parity-check matrix (PCM), window decoding (WD) techniques were proposed recently to decode a sub-block of the codeword (or stream) sequentially [3 5], thereby lowering the memory requirement and decision latency compared to the belief propagation (BP) decoding. We focus on a terminated protograph-based (J,K,L,M) LDPC-CC when its PCM has exactly J nonzero entries in each column and K nonzero entries in each row (the top and bottom of the PCM has actually less row weight), the terminated length is L, and the graph lifting factor is M. We consider binary and nonbinary LDPC-CC since nonbinary LDPC codes [6] have recently received much attension due to its higher performance. One key feature of the WD technique is that the variable nodes or check nodes may be covered in more than one windows. Due to this dependency, the historical edge information in previous windows should be utilized in the following window if the variable (check) nodes connected with these edges are included in both windows. However, how to utilize and propagate those historical edge information is not explicitly explained in the existing WD literature. In this paper, we propose a dynamic window decoding scheme which mimic the BP decoding by keeping and propagating the edge information in previous windows to the following ones. The memory requirement and the computational complexity are then analyzed for our proposed dynamic WD scheme. The effectiveness of the dynamic WD scheme are demonstrated for both binary and nonbinary LDPC-CCs with comparison to the BP decoding. 2. Dynamic Window Decoding for LDPC-CC The key parameter in the window decoding scheme is the window size, denoted as W. In this paper, we adopts the definition in [4] such that W determines the number of rows of the PCM included in the window. The illustration of WD with window size W = 4 on a (3,15,9,M) LDPC-CC is depicted in Figure 1. By assuming that each instant the window slides over M rows, the window now is at the fourth decoding instant. The dynamic WD scheme mimics the belief propagation by keeping propagating only the extrinsic information when the decoding window slides. Specifically, it records the pair of extrinsic information (one is coming to check nodes, the other one is coming to variable nodes) for each edge when the window is going to slide to the next position. The historical edge information is then the ones recorded in previous windows but no longer to be updated as these edges are not included anymore in current and future windows. For the edges which are also included in the next window (due to the overlapping of consecutive windows), the corresponding edge information will be used as initialization for the next window. The historical edge information, the key part of the dynamic WD scheme, can be further divided into two parts according to the current window: the ones which are connected to the variable nodes inside the current window and the other ones which are no longer included in the current and future windows. Thus, the historical edge

Historical edge information Edge information updated in the current window Edge information to be updated in future windows Full parity-check matrix Window Fig. 1. (3,15,9,M) LDPC-CC s PCM and window decoding with window size W = 4 at the 4-th decoding instant. information in red is still propagated to the current window, and the historical edge information in green can be used to decode the corresponding variable nodes. The memory requirement for our dynamic WD scheme is analyzed with comparison to the conventional BP decoding technique. Specifically, given a (J,K,L,M) LDPC-CC s PCM, the total number of edges in the PCM is (m s + 1)bML, where m s is syndrome former memory, and b is the number of permutation matrix for each time instant of the LDPC-CC s PCM. For the dynamic WD with window size W, the number of edges within the window is then at most (m s +1)bMW. In addition, the historical extrinsic information over (m s +1)m s bm/2 edges from previous m s windows is needed for the current window in dynamic WD scheme. Thus, the number of edges involved in each window is at most (m s + 1)(W + m s /2)bM. As the memory needed in iterative decoding is linear with the number of edges, the memory requirement of the dynamic WD can be reduced to (W + m s /2)/L of the BP decoding. The computational complexity for the dynamic WD scheme is also of interest. In our dynamic WD scheme, there is neither syndrome check nor early termination mechanism. Thus, in each window, the dynamic WD will use up all available iterations, denoted as N iter. As an edge is at most included in W windows, the iteration number per edge for dynamic WD is at most WN iter. 3. Simulation Results The bit-error-rate () performances of our proposed dynamic WD scheme using different window size W = 6, 10 and different iteration number N iter = 5,10,20,100 are shown in Figure 2. The conventional BP performance is also evaluated for comparison, where the maximum iteration number N iter is 100. For the upper two sub-figures, a girth- 8 (3, 15, 20, 384) binary LDPC-CC with BPSK modulation is investigated. For the lower two sub-figures, a girth-8 (3, 15, 20, 192) nonbinary LDPC-CC over GF(4) with 4-QAM modulation is taken as examples for illustration. These two codes are generated by optimizing the index of circulant permutation matrix using the technique in [7]. The codeword length is 38400 and 19200, respectively. Both codes have the same code rate 0.78. In is shown in each sub-figure that with a ten times complexity reduction, the performance degradation for the dynamic WD using N iter = 10 is within 0.1 db compared to it using N iter = 100. The larger the window size, the better performance the dynamic WD scheme. With a sacrifice of less than 0.3 db for a of 10 4, N iter = 5 can be employed if the latency is of high priority. Note that the phenomenon that the dynamic WD can outperform BP in low SNR regions is not observed in the exiting WD references. 4. Conclusions In this paper, we propose a dynamic WD scheme for decoding LDPC-CCs. The simulation results demonstrate the effectiveness of our proposed WD schemes. Due to the low-latency and memory efficient natures, our proposed WD schemes can provide a possible solution for low-latency optical communication systems.

10 0 Dynamic WD: N iter = 5 Dynamic WD: N iter = 10 Dynamic WD: N iter = 20 Dynamic WD: N iter = 100 BP: N iter = 100 10 0 Dynamic WD: N iter = 5 Dynamic WD: N iter = 10 Dynamic WD: N iter = 20 Dynamic WD: N iter = 100 BP: N iter = 100 W = 6 GF(2)-BPSK W = 10 GF(2)-BPSK 1 1.2 1.4 1.6 1.8 2 2.2 2.4 1 1.2 1.4 1.6 1.8 2 2.2 2.4 W = 6 GF(4)-4QAM W = 10 GF(4)-4QAM 10 10 Dynamic WD, N iter = 5 Dynamic WD, N iter = 10 Dynamic WD, N iter = 20 Dynamic WD, N iter = 100 BP, N iter = 100 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 5 10 10 Dynamic WD, N iter = 5 Dynamic WD, N iter = 10 Dynamic WD, N iter = 20 Dynamic WD, N iter = 100 BP, N iter = 100 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 5 Fig. 2. The performances of dynamic WD scheme with window size W = 6,10 for N iter = 5,10,20,100. References 1. A. Leven and L. Schmalen, Status and recent advances on forward error correction technologies for lightwave systems, J. Lightw. Technol. 32, 2735 2750 (2014). 2. Deyuan Chang et al., LDPC convolutional codes using layered decoding algorithm for high speed coherent optical transmission, OFC/NFOEC 2012 pp. 1 3 (2012). 3. M. Lentmaier, A. Sridharan, D. Costello, and K. Zigangirov, Iterative decoding threshold analysis for LDPC convolutional codes, IEEE Trans. Inf. Theory 56, 5274 5289 (2010). 4. A.R. Iyengar et al., Windowed decoding of protograph-based LDPC convolutional codes over erasure channels, IEEE Trans. Inf. Theory 58, 2303 2320 (2012). 5. L. Schmalen, V. Aref, J. Cho, K. Mahdaviani, Next generation error correcting codes for lightwave systems, ECOC Th.1.3.3 (2014). 6. M. Arabaci, I. Djordjevic, R. Saunders, and R. Marcoccia, High-rate nonbinary regular quasi-cyclic LDPC codes for optical communications, J. Lightw. Technol. 27, 5261 5267 (2009). 7. Y. Wang, S. Draper, and J. Yedidia, Hierarchical and high-girth QC LDPC codes, IEEE Trans. Inf. Theory 59, 4553 4583 (2013).